Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
PojavLauncherTeam
GitHub Repository: PojavLauncherTeam/mesa
 Path: blob/21.2-virgl/src/freedreno/registers/dsi/dsi_phy_28nm.xml
8058 views
1
<?xml version="1.0" encoding="UTF-8"?>

2
<database xmlns="http://nouveau.freedesktop.org/"

3
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"

4
xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">

5
<import file="freedreno_copyright.xml"/>

6


7
<domain name="DSI_28nm_PHY" width="32">

8
	<array offset="0x00000" name="LN" length="4" stride="0x40">

9
		<reg32 offset="0x00" name="CFG_0"/>

10
		<reg32 offset="0x04" name="CFG_1"/>

11
		<reg32 offset="0x08" name="CFG_2"/>

12
		<reg32 offset="0x0c" name="CFG_3"/>

13
		<reg32 offset="0x10" name="CFG_4"/>

14
		<reg32 offset="0x14" name="TEST_DATAPATH"/>

15
		<reg32 offset="0x18" name="DEBUG_SEL"/>

16
		<reg32 offset="0x1c" name="TEST_STR_0"/>

17
		<reg32 offset="0x20" name="TEST_STR_1"/>

18
	</array>

19


20
	<reg32 offset="0x00100" name="LNCK_CFG_0"/>

21
	<reg32 offset="0x00104" name="LNCK_CFG_1"/>

22
	<reg32 offset="0x00108" name="LNCK_CFG_2"/>

23
	<reg32 offset="0x0010c" name="LNCK_CFG_3"/>

24
	<reg32 offset="0x00110" name="LNCK_CFG_4"/>

25
	<reg32 offset="0x00114" name="LNCK_TEST_DATAPATH"/>

26
	<reg32 offset="0x00118" name="LNCK_DEBUG_SEL"/>

27
	<reg32 offset="0x0011c" name="LNCK_TEST_STR0"/>

28
	<reg32 offset="0x00120" name="LNCK_TEST_STR1"/>

29


30
	<reg32 offset="0x00140" name="TIMING_CTRL_0">

31
		<bitfield name="CLK_ZERO" low="0" high="7" type="uint"/>

32
	</reg32>

33
	<reg32 offset="0x00144" name="TIMING_CTRL_1">

34
		<bitfield name="CLK_TRAIL" low="0" high="7" type="uint"/>

35
	</reg32>

36
	<reg32 offset="0x00148" name="TIMING_CTRL_2">

37
		<bitfield name="CLK_PREPARE" low="0" high="7" type="uint"/>

38
	</reg32>

39
	<reg32 offset="0x0014c" name="TIMING_CTRL_3">

40
		<bitfield name="CLK_ZERO_8" pos="0" type="boolean"/>

41
	</reg32>

42
	<reg32 offset="0x00150" name="TIMING_CTRL_4">

43
		<bitfield name="HS_EXIT" low="0" high="7" type="uint"/>

44
	</reg32>

45
	<reg32 offset="0x00154" name="TIMING_CTRL_5">

46
		<bitfield name="HS_ZERO" low="0" high="7" type="uint"/>

47
	</reg32>

48
	<reg32 offset="0x00158" name="TIMING_CTRL_6">

49
		<bitfield name="HS_PREPARE" low="0" high="7" type="uint"/>

50
	</reg32>

51
	<reg32 offset="0x0015c" name="TIMING_CTRL_7">

52
		<bitfield name="HS_TRAIL" low="0" high="7" type="uint"/>

53
	</reg32>

54
	<reg32 offset="0x00160" name="TIMING_CTRL_8">

55
		<bitfield name="HS_RQST" low="0" high="7" type="uint"/>

56
	</reg32>

57
	<reg32 offset="0x00164" name="TIMING_CTRL_9">

58
		<bitfield name="TA_GO" low="0" high="2" type="uint"/>

59
		<bitfield name="TA_SURE" low="4" high="6" type="uint"/>

60
	</reg32>

61
	<reg32 offset="0x00168" name="TIMING_CTRL_10">

62
		<bitfield name="TA_GET" low="0" high="2" type="uint"/>

63
	</reg32>

64
	<reg32 offset="0x0016c" name="TIMING_CTRL_11">

65
		<bitfield name="TRIG3_CMD" low="0" high="7" type="uint"/>

66
	</reg32>

67


68
	<reg32 offset="0x00170" name="CTRL_0"/>

69
	<reg32 offset="0x00174" name="CTRL_1"/>

70
	<reg32 offset="0x00178" name="CTRL_2"/>

71
	<reg32 offset="0x0017c" name="CTRL_3"/>

72
	<reg32 offset="0x00180" name="CTRL_4"/>

73


74
	<reg32 offset="0x00184" name="STRENGTH_0"/>

75
	<reg32 offset="0x00188" name="STRENGTH_1"/>

76


77
	<reg32 offset="0x001b4" name="BIST_CTRL_0"/>

78
	<reg32 offset="0x001b8" name="BIST_CTRL_1"/>

79
	<reg32 offset="0x001bc" name="BIST_CTRL_2"/>

80
	<reg32 offset="0x001c0" name="BIST_CTRL_3"/>

81
	<reg32 offset="0x001c4" name="BIST_CTRL_4"/>

82
	<reg32 offset="0x001c8" name="BIST_CTRL_5"/>

83


84
	<reg32 offset="0x001d4" name="GLBL_TEST_CTRL">

85
		<bitfield name="BITCLK_HS_SEL" pos="0" type="boolean"/>

86
	</reg32>

87
	<reg32 offset="0x001dc" name="LDO_CNTRL"/>

88
</domain>

89


90
<domain name="DSI_28nm_PHY_REGULATOR" width="32">

91
	<reg32 offset="0x00000" name="CTRL_0"/>

92
	<reg32 offset="0x00004" name="CTRL_1"/>

93
	<reg32 offset="0x00008" name="CTRL_2"/>

94
	<reg32 offset="0x0000c" name="CTRL_3"/>

95
	<reg32 offset="0x00010" name="CTRL_4"/>

96
	<reg32 offset="0x00014" name="CTRL_5"/>

97
	<reg32 offset="0x00018" name="CAL_PWR_CFG"/>

98
</domain>

99


100
<domain name="DSI_28nm_PHY_PLL" width="32">

101
	<reg32 offset="0x00000" name="REFCLK_CFG">

102
		<bitfield name="DBLR" pos="0" type="boolean"/>

103
	</reg32>

104
	<reg32 offset="0x00004" name="POSTDIV1_CFG"/>

105
	<reg32 offset="0x00008" name="CHGPUMP_CFG"/>

106
	<reg32 offset="0x0000C" name="VCOLPF_CFG"/>

107
	<reg32 offset="0x00010" name="VREG_CFG">

108
		<bitfield name="POSTDIV1_BYPASS_B" pos="1" type="boolean"/>

109
	</reg32>

110
	<reg32 offset="0x00014" name="PWRGEN_CFG"/>

111
	<reg32 offset="0x00018" name="DMUX_CFG"/>

112
	<reg32 offset="0x0001C" name="AMUX_CFG"/>

113
	<reg32 offset="0x00020" name="GLB_CFG">

114
		<bitfield name="PLL_PWRDN_B" pos="0" type="boolean"/>

115
		<bitfield name="PLL_LDO_PWRDN_B" pos="1" type="boolean"/>

116
		<bitfield name="PLL_PWRGEN_PWRDN_B" pos="2" type="boolean"/>

117
		<bitfield name="PLL_ENABLE" pos="3" type="boolean"/>

118
	</reg32>

119
	<reg32 offset="0x00024" name="POSTDIV2_CFG"/>

120
	<reg32 offset="0x00028" name="POSTDIV3_CFG"/>

121
	<reg32 offset="0x0002C" name="LPFR_CFG"/>

122
	<reg32 offset="0x00030" name="LPFC1_CFG"/>

123
	<reg32 offset="0x00034" name="LPFC2_CFG"/>

124
	<reg32 offset="0x00038" name="SDM_CFG0">

125
		<bitfield name="BYP_DIV" low="0" high="5" type="uint"/>

126
		<bitfield name="BYP" pos="6" type="boolean"/>

127
	</reg32>

128
	<reg32 offset="0x0003C" name="SDM_CFG1">

129
		<bitfield name="DC_OFFSET" low="0" high="5" type="uint"/>

130
		<bitfield name="DITHER_EN" pos="6" type="uint"/>

131
	</reg32>

132
	<reg32 offset="0x00040" name="SDM_CFG2">

133
		<bitfield name="FREQ_SEED_7_0" low="0" high="7" type="uint"/>

134
	</reg32>

135
	<reg32 offset="0x00044" name="SDM_CFG3">

136
		<bitfield name="FREQ_SEED_15_8" low="0" high="7" type="uint"/>

137
	</reg32>

138
	<reg32 offset="0x00048" name="SDM_CFG4"/>

139
	<reg32 offset="0x0004C" name="SSC_CFG0"/>

140
	<reg32 offset="0x00050" name="SSC_CFG1"/>

141
	<reg32 offset="0x00054" name="SSC_CFG2"/>

142
	<reg32 offset="0x00058" name="SSC_CFG3"/>

143
	<reg32 offset="0x0005C" name="LKDET_CFG0"/>

144
	<reg32 offset="0x00060" name="LKDET_CFG1"/>

145
	<reg32 offset="0x00064" name="LKDET_CFG2"/>

146
	<reg32 offset="0x00068" name="TEST_CFG">

147
		<bitfield name="PLL_SW_RESET" pos="0" type="boolean"/>

148
	</reg32>

149
	<reg32 offset="0x0006C" name="CAL_CFG0"/>

150
	<reg32 offset="0x00070" name="CAL_CFG1"/>

151
	<reg32 offset="0x00074" name="CAL_CFG2"/>

152
	<reg32 offset="0x00078" name="CAL_CFG3"/>

153
	<reg32 offset="0x0007C" name="CAL_CFG4"/>

154
	<reg32 offset="0x00080" name="CAL_CFG5"/>

155
	<reg32 offset="0x00084" name="CAL_CFG6"/>

156
	<reg32 offset="0x00088" name="CAL_CFG7"/>

157
	<reg32 offset="0x0008C" name="CAL_CFG8"/>

158
	<reg32 offset="0x00090" name="CAL_CFG9"/>

159
	<reg32 offset="0x00094" name="CAL_CFG10"/>

160
	<reg32 offset="0x00098" name="CAL_CFG11"/>

161
	<reg32 offset="0x0009C" name="EFUSE_CFG"/>

162
	<reg32 offset="0x000A0" name="DEBUG_BUS_SEL"/>

163
	<reg32 offset="0x000A4" name="CTRL_42"/>

164
	<reg32 offset="0x000A8" name="CTRL_43"/>

165
	<reg32 offset="0x000AC" name="CTRL_44"/>

166
	<reg32 offset="0x000B0" name="CTRL_45"/>

167
	<reg32 offset="0x000B4" name="CTRL_46"/>

168
	<reg32 offset="0x000B8" name="CTRL_47"/>

169
	<reg32 offset="0x000BC" name="CTRL_48"/>

170
	<reg32 offset="0x000C0" name="STATUS">

171
		<bitfield name="PLL_RDY" pos="0" type="boolean"/>

172
	</reg32>

173
	<reg32 offset="0x000C4" name="DEBUG_BUS0"/>

174
	<reg32 offset="0x000C8" name="DEBUG_BUS1"/>

175
	<reg32 offset="0x000CC" name="DEBUG_BUS2"/>

176
	<reg32 offset="0x000D0" name="DEBUG_BUS3"/>

177
	<reg32 offset="0x000D4" name="CTRL_54"/>

178
</domain>

179


180
</database>

181


182