Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
PojavLauncherTeam
GitHub Repository: PojavLauncherTeam/mesa
Path: blob/21.2-virgl/src/gallium/drivers/i915/i915_context.h
4570 views
1
/**************************************************************************
2
*
3
* Copyright 2003 VMware, Inc.
4
* All Rights Reserved.
5
*
6
* Permission is hereby granted, free of charge, to any person obtaining a
7
* copy of this software and associated documentation files (the
8
* "Software"), to deal in the Software without restriction, including
9
* without limitation the rights to use, copy, modify, merge, publish,
10
* distribute, sub license, and/or sell copies of the Software, and to
11
* permit persons to whom the Software is furnished to do so, subject to
12
* the following conditions:
13
*
14
* The above copyright notice and this permission notice (including the
15
* next paragraph) shall be included in all copies or substantial portions
16
* of the Software.
17
*
18
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
19
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
21
* IN NO EVENT SHALL VMWARE AND/OR ITS SUPPLIERS BE LIABLE FOR
22
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
23
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
24
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25
*
26
**************************************************************************/
27
28
#ifndef I915_CONTEXT_H
29
#define I915_CONTEXT_H
30
31
#include "pipe/p_context.h"
32
#include "pipe/p_defines.h"
33
#include "pipe/p_state.h"
34
35
#include "draw/draw_vertex.h"
36
37
#include "tgsi/tgsi_scan.h"
38
39
#include "util/slab.h"
40
#include "util/u_blitter.h"
41
#include "i915_reg.h"
42
43
struct i915_winsys;
44
struct i915_winsys_buffer;
45
struct i915_winsys_batchbuffer;
46
47
#define I915_TEX_UNITS 8
48
49
#define I915_DYNAMIC_MODES4 0
50
#define I915_DYNAMIC_DEPTHSCALE_0 1 /* just the header */
51
#define I915_DYNAMIC_DEPTHSCALE_1 2
52
#define I915_DYNAMIC_IAB 3
53
#define I915_DYNAMIC_BC_0 4 /* just the header */
54
#define I915_DYNAMIC_BC_1 5
55
#define I915_DYNAMIC_BFO_0 6
56
#define I915_DYNAMIC_BFO_1 7
57
#define I915_DYNAMIC_STP_0 8
58
#define I915_DYNAMIC_STP_1 9
59
#define I915_DYNAMIC_SC_ENA_0 10
60
#define I915_DYNAMIC_SC_RECT_0 11
61
#define I915_DYNAMIC_SC_RECT_1 12
62
#define I915_DYNAMIC_SC_RECT_2 13
63
#define I915_MAX_DYNAMIC 14
64
65
#define I915_IMMEDIATE_S0 0
66
#define I915_IMMEDIATE_S1 1
67
#define I915_IMMEDIATE_S2 2
68
#define I915_IMMEDIATE_S3 3
69
#define I915_IMMEDIATE_S4 4
70
#define I915_IMMEDIATE_S5 5
71
#define I915_IMMEDIATE_S6 6
72
#define I915_IMMEDIATE_S7 7
73
#define I915_MAX_IMMEDIATE 8
74
75
/* These must mach the order of LI0_STATE_* bits, as they will be used
76
* to generate hardware packets:
77
*/
78
#define I915_CACHE_STATIC 0
79
#define I915_CACHE_DYNAMIC 1 /* handled specially */
80
#define I915_CACHE_SAMPLER 2
81
#define I915_CACHE_MAP 3
82
#define I915_CACHE_PROGRAM 4
83
#define I915_CACHE_CONSTANTS 5
84
#define I915_MAX_CACHE 6
85
86
#define I915_MAX_CONSTANT 32
87
88
/** See constant_flags[] below */
89
#define I915_CONSTFLAG_USER 0x1f
90
91
/**
92
* Subclass of pipe_shader_state
93
*/
94
struct i915_fragment_shader {
95
struct pipe_shader_state state;
96
97
struct tgsi_shader_info info;
98
99
struct draw_fragment_shader *draw_data;
100
101
uint32_t *program;
102
uint32_t program_len;
103
104
/**
105
* constants introduced during translation.
106
* These are placed at the end of the constant buffer and grow toward
107
* the beginning (eg: slot 31, 30 29, ...)
108
* User-provided constants start at 0.
109
* This allows both types of constants to co-exist (until there's too many)
110
* and doesn't require regenerating/changing the fragment program to
111
* shuffle constants around.
112
*/
113
uint32_t num_constants;
114
float constants[I915_MAX_CONSTANT][4];
115
116
/**
117
* Status of each constant
118
* if I915_CONSTFLAG_PARAM, the value must be taken from the corresponding
119
* slot of the user's constant buffer. (set by pipe->set_constant_buffer())
120
* Else, the bitmask indicates which components are occupied by immediates.
121
*/
122
ubyte constant_flags[I915_MAX_CONSTANT];
123
124
/**
125
* The mapping between generics and hw texture coords.
126
* We need to share this between the vertex and fragment stages.
127
**/
128
int generic_mapping[I915_TEX_UNITS];
129
};
130
131
struct i915_cache_context;
132
133
/* Use to calculate differences between state emitted to hardware and
134
* current driver-calculated state.
135
*/
136
struct i915_state {
137
unsigned immediate[I915_MAX_IMMEDIATE];
138
unsigned dynamic[I915_MAX_DYNAMIC];
139
140
/** number of constants passed in through a constant buffer */
141
uint32_t num_user_constants[PIPE_SHADER_TYPES];
142
143
/* texture sampler state */
144
unsigned sampler[I915_TEX_UNITS][3];
145
unsigned sampler_enable_flags;
146
unsigned sampler_enable_nr;
147
148
/* texture image buffers */
149
unsigned texbuffer[I915_TEX_UNITS][3];
150
151
/** Describes the current hardware vertex layout */
152
struct vertex_info vertex_info;
153
154
/* static state (dst/depth buffer state) */
155
struct i915_winsys_buffer *cbuf_bo;
156
unsigned cbuf_flags;
157
struct i915_winsys_buffer *depth_bo;
158
unsigned depth_flags;
159
unsigned dst_buf_vars;
160
uint32_t draw_offset;
161
uint32_t draw_size;
162
163
/* Reswizzle for OC writes in PIXEL_SHADER_PROGRAM, or 0 if unnecessary. */
164
uint32_t fixup_swizzle;
165
/* Mapping from color buffer dst channels in HW to gallium API src channels.
166
*/
167
uint8_t color_swizzle[4];
168
169
unsigned id; /* track lost context events */
170
};
171
172
struct i915_blend_state {
173
unsigned iab;
174
unsigned iab_alpha_in_g;
175
unsigned iab_alpha_is_x;
176
177
unsigned modes4;
178
unsigned LIS5;
179
180
unsigned LIS6;
181
unsigned LIS6_alpha_in_g;
182
unsigned LIS6_alpha_is_x;
183
};
184
185
struct i915_depth_stencil_state {
186
unsigned stencil_modes4_cw;
187
unsigned stencil_modes4_ccw;
188
unsigned bfo_cw[2];
189
unsigned bfo_ccw[2];
190
unsigned stencil_LIS5_cw;
191
unsigned stencil_LIS5_ccw;
192
unsigned depth_LIS6;
193
};
194
195
struct i915_rasterizer_state {
196
struct pipe_rasterizer_state templ;
197
198
unsigned light_twoside : 1;
199
unsigned st;
200
201
unsigned LIS4;
202
unsigned LIS6;
203
unsigned LIS7;
204
unsigned sc[1];
205
206
union {
207
float f;
208
unsigned u;
209
} ds[2];
210
};
211
212
struct i915_sampler_state {
213
struct pipe_sampler_state templ;
214
unsigned state[3];
215
unsigned minlod;
216
unsigned maxlod;
217
};
218
219
struct i915_surface {
220
struct pipe_surface templ;
221
uint32_t buf_info; /* _3DSTATE_BUF_INFO_CMD flags */
222
223
/* PIXEL_SHADER_PROGRAM swizzle for OC buffer to handle the cbuf format (or 0
224
* if none). */
225
uint32_t oc_swizzle;
226
/* cbuf swizzle from dst r/g/b/a channels in memory to channels of gallium
227
* API. */
228
uint8_t color_swizzle[4];
229
230
bool alpha_in_g : 1;
231
bool alpha_is_x : 1;
232
};
233
234
struct i915_velems_state {
235
unsigned count;
236
struct pipe_vertex_element velem[PIPE_MAX_ATTRIBS];
237
};
238
239
struct i915_context {
240
struct pipe_context base;
241
242
struct i915_winsys *iws;
243
244
struct draw_context *draw;
245
246
/* The most recent drawing state as set by the driver:
247
*/
248
const struct i915_blend_state *blend;
249
const struct i915_sampler_state *fragment_sampler[PIPE_MAX_SAMPLERS];
250
struct pipe_sampler_state *vertex_samplers[PIPE_MAX_SAMPLERS];
251
const struct i915_depth_stencil_state *depth_stencil;
252
const struct i915_rasterizer_state *rasterizer;
253
254
struct i915_fragment_shader *fs;
255
256
void *vs;
257
258
struct i915_velems_state *velems;
259
unsigned nr_vertex_buffers;
260
struct pipe_vertex_buffer vertex_buffers[PIPE_MAX_ATTRIBS];
261
262
struct pipe_blend_color blend_color;
263
struct pipe_stencil_ref stencil_ref;
264
struct pipe_clip_state clip;
265
struct pipe_resource *constants[PIPE_SHADER_TYPES];
266
struct pipe_framebuffer_state framebuffer;
267
struct pipe_poly_stipple poly_stipple;
268
struct pipe_scissor_state scissor;
269
struct pipe_sampler_view *fragment_sampler_views[PIPE_MAX_SAMPLERS];
270
struct pipe_viewport_state viewport;
271
272
unsigned dirty;
273
274
unsigned num_samplers;
275
unsigned num_fragment_sampler_views;
276
277
struct i915_winsys_batchbuffer *batch;
278
279
/** Vertex buffer */
280
struct i915_winsys_buffer *vbo;
281
size_t vbo_offset;
282
unsigned vbo_flushed;
283
284
struct i915_state current;
285
unsigned hardware_dirty;
286
unsigned immediate_dirty : I915_MAX_IMMEDIATE;
287
unsigned dynamic_dirty : I915_MAX_DYNAMIC;
288
unsigned static_dirty : 4;
289
unsigned flush_dirty : 2;
290
291
struct i915_winsys_buffer *validation_buffers[2 + 1 + I915_TEX_UNITS];
292
int num_validation_buffers;
293
294
struct slab_mempool transfer_pool;
295
struct slab_mempool texture_transfer_pool;
296
297
/* state for tracking flushes */
298
int last_fired_vertices;
299
int fired_vertices;
300
int queued_vertices;
301
302
bool no_log_program_errors;
303
304
/** blitter/hw-clear */
305
struct blitter_context *blitter;
306
};
307
308
/* A flag for each frontend state object:
309
*/
310
#define I915_NEW_VIEWPORT 0x1
311
#define I915_NEW_RASTERIZER 0x2
312
#define I915_NEW_FS 0x4
313
#define I915_NEW_BLEND 0x8
314
#define I915_NEW_CLIP 0x10
315
#define I915_NEW_SCISSOR 0x20
316
#define I915_NEW_STIPPLE 0x40
317
#define I915_NEW_FRAMEBUFFER 0x80
318
#define I915_NEW_ALPHA_TEST 0x100
319
#define I915_NEW_DEPTH_STENCIL 0x200
320
#define I915_NEW_SAMPLER 0x400
321
#define I915_NEW_SAMPLER_VIEW 0x800
322
#define I915_NEW_VS_CONSTANTS 0x1000
323
#define I915_NEW_FS_CONSTANTS 0x2000
324
#define I915_NEW_GS_CONSTANTS 0x4000
325
#define I915_NEW_VBO 0x8000
326
#define I915_NEW_VS 0x10000
327
#define I915_NEW_COLOR_SWIZZLE 0x20000
328
329
/* Driver's internally generated state flags:
330
*/
331
#define I915_NEW_VERTEX_FORMAT 0x10000
332
333
/* Dirty flags for hardware emit
334
*/
335
#define I915_HW_STATIC (1 << I915_CACHE_STATIC)
336
#define I915_HW_DYNAMIC (1 << I915_CACHE_DYNAMIC)
337
#define I915_HW_SAMPLER (1 << I915_CACHE_SAMPLER)
338
#define I915_HW_MAP (1 << I915_CACHE_MAP)
339
#define I915_HW_PROGRAM (1 << I915_CACHE_PROGRAM)
340
#define I915_HW_CONSTANTS (1 << I915_CACHE_CONSTANTS)
341
#define I915_HW_IMMEDIATE (1 << (I915_MAX_CACHE + 0))
342
#define I915_HW_INVARIANT (1 << (I915_MAX_CACHE + 1))
343
#define I915_HW_FLUSH (1 << (I915_MAX_CACHE + 1))
344
345
/* hw flush handling */
346
#define I915_FLUSH_CACHE 1
347
#define I915_PIPELINE_FLUSH 2
348
349
/* split up static state */
350
#define I915_DST_BUF_COLOR 1
351
#define I915_DST_BUF_DEPTH 2
352
#define I915_DST_VARS 4
353
#define I915_DST_RECT 8
354
355
static inline void
356
i915_set_flush_dirty(struct i915_context *i915, unsigned flush)
357
{
358
i915->hardware_dirty |= I915_HW_FLUSH;
359
i915->flush_dirty |= flush;
360
}
361
362
static inline uint32_t
363
i915_stencil_ccw(struct i915_context *i915)
364
{
365
/* If we're doing two sided stencil, then front_ccw means we need to reverse
366
* the state for the sides.
367
*/
368
return i915->rasterizer->templ.front_ccw &&
369
(i915->depth_stencil->bfo_cw[0] & BFO_STENCIL_TWO_SIDE);
370
}
371
/***********************************************************************
372
* i915_prim_emit.c:
373
*/
374
struct draw_stage *i915_draw_render_stage(struct i915_context *i915);
375
376
/***********************************************************************
377
* i915_prim_vbuf.c:
378
*/
379
struct draw_stage *i915_draw_vbuf_stage(struct i915_context *i915);
380
381
/***********************************************************************
382
* i915_state_emit.c:
383
*/
384
void i915_emit_hardware_state(struct i915_context *i915);
385
386
/***********************************************************************
387
* i915_clear.c:
388
*/
389
void i915_clear_blitter(struct pipe_context *pipe, unsigned buffers,
390
const struct pipe_scissor_state *scissor_state,
391
const union pipe_color_union *color, double depth,
392
unsigned stencil);
393
void i915_clear_render(struct pipe_context *pipe, unsigned buffers,
394
const struct pipe_scissor_state *scissor_state,
395
const union pipe_color_union *color, double depth,
396
unsigned stencil);
397
void i915_clear_emit(struct pipe_context *pipe, unsigned buffers,
398
const union pipe_color_union *color, double depth,
399
unsigned stencil, unsigned destx, unsigned desty,
400
unsigned width, unsigned height);
401
402
/***********************************************************************
403
*
404
*/
405
void i915_init_state_functions(struct i915_context *i915);
406
void i915_init_flush_functions(struct i915_context *i915);
407
void i915_init_string_functions(struct i915_context *i915);
408
409
/************************************************************************
410
* i915_context.c
411
*/
412
struct pipe_context *i915_create_context(struct pipe_screen *screen, void *priv,
413
unsigned flags);
414
415
/***********************************************************************
416
* Inline conversion functions. These are better-typed than the
417
* macros used previously:
418
*/
419
static inline struct i915_context *
420
i915_context(struct pipe_context *pipe)
421
{
422
return (struct i915_context *)pipe;
423
}
424
425
static inline struct i915_surface *
426
i915_surface(struct pipe_surface *pipe)
427
{
428
return (struct i915_surface *)pipe;
429
}
430
431
#endif
432
433