Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
PojavLauncherTeam
GitHub Repository: PojavLauncherTeam/mesa
Path: blob/21.2-virgl/src/gallium/drivers/zink/zink_screen.c
4570 views
1
/*
2
* Copyright 2018 Collabora Ltd.
3
*
4
* Permission is hereby granted, free of charge, to any person obtaining a
5
* copy of this software and associated documentation files (the "Software"),
6
* to deal in the Software without restriction, including without limitation
7
* on the rights to use, copy, modify, merge, publish, distribute, sub
8
* license, and/or sell copies of the Software, and to permit persons to whom
9
* the Software is furnished to do so, subject to the following conditions:
10
*
11
* The above copyright notice and this permission notice (including the next
12
* paragraph) shall be included in all copies or substantial portions of the
13
* Software.
14
*
15
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18
* THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21
* USE OR OTHER DEALINGS IN THE SOFTWARE.
22
*/
23
24
#include "zink_screen.h"
25
26
#include "zink_compiler.h"
27
#include "zink_context.h"
28
#include "zink_device_info.h"
29
#include "zink_descriptors.h"
30
#include "zink_fence.h"
31
#include "zink_format.h"
32
#include "zink_framebuffer.h"
33
#include "zink_instance.h"
34
#include "zink_program.h"
35
#include "zink_public.h"
36
#include "zink_resource.h"
37
#include "nir_to_spirv/nir_to_spirv.h" // for SPIRV_VERSION
38
39
#include "os/os_process.h"
40
#include "util/u_debug.h"
41
#include "util/format/u_format.h"
42
#include "util/hash_table.h"
43
#include "util/u_math.h"
44
#include "util/u_memory.h"
45
#include "util/u_screen.h"
46
#include "util/u_string.h"
47
#include "util/u_transfer_helper.h"
48
#include "util/xmlconfig.h"
49
50
#include "util/u_cpu_detect.h"
51
52
#include "frontend/sw_winsys.h"
53
54
#if defined(__APPLE__)
55
// Source of MVK_VERSION
56
#include "MoltenVK/vk_mvk_moltenvk.h"
57
#endif
58
59
static const struct debug_named_value
60
zink_debug_options[] = {
61
{ "nir", ZINK_DEBUG_NIR, "Dump NIR during program compile" },
62
{ "spirv", ZINK_DEBUG_SPIRV, "Dump SPIR-V during program compile" },
63
{ "tgsi", ZINK_DEBUG_TGSI, "Dump TGSI during program compile" },
64
{ "validation", ZINK_DEBUG_VALIDATION, "Dump Validation layer output" },
65
DEBUG_NAMED_VALUE_END
66
};
67
68
DEBUG_GET_ONCE_FLAGS_OPTION(zink_debug, "ZINK_DEBUG", zink_debug_options, 0)
69
70
uint32_t
71
zink_debug;
72
73
74
static const struct debug_named_value
75
zink_descriptor_options[] = {
76
{ "auto", ZINK_DESCRIPTOR_MODE_AUTO, "Automatically detect best mode" },
77
{ "lazy", ZINK_DESCRIPTOR_MODE_LAZY, "Don't cache, do least amount of updates" },
78
{ "notemplates", ZINK_DESCRIPTOR_MODE_NOTEMPLATES, "Cache, but disable templated updates" },
79
DEBUG_NAMED_VALUE_END
80
};
81
82
DEBUG_GET_ONCE_FLAGS_OPTION(zink_descriptor_mode, "ZINK_DESCRIPTORS", zink_descriptor_options, ZINK_DESCRIPTOR_MODE_AUTO)
83
84
static const char *
85
zink_get_vendor(struct pipe_screen *pscreen)
86
{
87
return "Collabora Ltd";
88
}
89
90
static const char *
91
zink_get_device_vendor(struct pipe_screen *pscreen)
92
{
93
struct zink_screen *screen = zink_screen(pscreen);
94
static char buf[1000];
95
snprintf(buf, sizeof(buf), "Unknown (vendor-id: 0x%04x)", screen->info.props.vendorID);
96
return buf;
97
}
98
99
static const char *
100
zink_get_name(struct pipe_screen *pscreen)
101
{
102
struct zink_screen *screen = zink_screen(pscreen);
103
static char buf[1000];
104
snprintf(buf, sizeof(buf), "zink (%s)", screen->info.props.deviceName);
105
return buf;
106
}
107
108
static bool
109
equals_ivci(const void *a, const void *b)
110
{
111
return memcmp(a, b, sizeof(VkImageViewCreateInfo)) == 0;
112
}
113
114
static bool
115
equals_bvci(const void *a, const void *b)
116
{
117
return memcmp(a, b, sizeof(VkBufferViewCreateInfo)) == 0;
118
}
119
120
static uint32_t
121
hash_framebuffer_state(const void *key)
122
{
123
struct zink_framebuffer_state* s = (struct zink_framebuffer_state*)key;
124
return _mesa_hash_data(key, offsetof(struct zink_framebuffer_state, attachments) + sizeof(s->attachments[0]) * s->num_attachments);
125
}
126
127
static bool
128
equals_framebuffer_state(const void *a, const void *b)
129
{
130
struct zink_framebuffer_state *s = (struct zink_framebuffer_state*)a;
131
return memcmp(a, b, offsetof(struct zink_framebuffer_state, attachments) + sizeof(s->attachments[0]) * s->num_attachments) == 0;
132
}
133
134
static VkDeviceSize
135
get_video_mem(struct zink_screen *screen)
136
{
137
VkDeviceSize size = 0;
138
for (uint32_t i = 0; i < screen->info.mem_props.memoryHeapCount; ++i) {
139
if (screen->info.mem_props.memoryHeaps[i].flags &
140
VK_MEMORY_HEAP_DEVICE_LOCAL_BIT)
141
size += screen->info.mem_props.memoryHeaps[i].size;
142
}
143
return size;
144
}
145
146
static void
147
disk_cache_init(struct zink_screen *screen)
148
{
149
#ifdef ENABLE_SHADER_CACHE
150
static char buf[1000];
151
snprintf(buf, sizeof(buf), "zink_%x04x", screen->info.props.vendorID);
152
153
screen->disk_cache = disk_cache_create(buf, screen->info.props.deviceName, 0);
154
if (screen->disk_cache) {
155
util_queue_init(&screen->cache_put_thread, "zcq", 8, 1, UTIL_QUEUE_INIT_RESIZE_IF_FULL, screen);
156
util_queue_init(&screen->cache_get_thread, "zcfq", 8, 4, UTIL_QUEUE_INIT_RESIZE_IF_FULL, screen);
157
}
158
#endif
159
}
160
161
162
static void
163
cache_put_job(void *data, void *gdata, int thread_index)
164
{
165
struct zink_program *pg = data;
166
struct zink_screen *screen = gdata;
167
size_t size = 0;
168
if (vkGetPipelineCacheData(screen->dev, pg->pipeline_cache, &size, NULL) != VK_SUCCESS)
169
return;
170
if (pg->pipeline_cache_size == size)
171
return;
172
void *pipeline_data = malloc(size);
173
if (!pipeline_data)
174
return;
175
if (vkGetPipelineCacheData(screen->dev, pg->pipeline_cache, &size, pipeline_data) == VK_SUCCESS) {
176
pg->pipeline_cache_size = size;
177
178
cache_key key;
179
disk_cache_compute_key(screen->disk_cache, pg->sha1, sizeof(pg->sha1), key);
180
disk_cache_put_nocopy(screen->disk_cache, key, pipeline_data, size, NULL);
181
}
182
}
183
184
void
185
zink_screen_update_pipeline_cache(struct zink_screen *screen, struct zink_program *pg)
186
{
187
util_queue_fence_init(&pg->cache_fence);
188
if (!screen->disk_cache)
189
return;
190
191
util_queue_add_job(&screen->cache_put_thread, pg, NULL, cache_put_job, NULL, 0);
192
}
193
194
static void
195
cache_get_job(void *data, void *gdata, int thread_index)
196
{
197
struct zink_program *pg = data;
198
struct zink_screen *screen = gdata;
199
200
VkPipelineCacheCreateInfo pcci;
201
pcci.sType = VK_STRUCTURE_TYPE_PIPELINE_CACHE_CREATE_INFO;
202
pcci.pNext = NULL;
203
pcci.flags = screen->info.have_EXT_pipeline_creation_cache_control ? VK_PIPELINE_CACHE_CREATE_EXTERNALLY_SYNCHRONIZED_BIT_EXT : 0;
204
pcci.initialDataSize = 0;
205
pcci.pInitialData = NULL;
206
207
cache_key key;
208
disk_cache_compute_key(screen->disk_cache, pg->sha1, sizeof(pg->sha1), key);
209
pcci.pInitialData = disk_cache_get(screen->disk_cache, key, &pg->pipeline_cache_size);
210
pcci.initialDataSize = pg->pipeline_cache_size;
211
vkCreatePipelineCache(screen->dev, &pcci, NULL, &pg->pipeline_cache);
212
free((void*)pcci.pInitialData);
213
}
214
215
void
216
zink_screen_get_pipeline_cache(struct zink_screen *screen, struct zink_program *pg)
217
{
218
util_queue_fence_init(&pg->cache_fence);
219
if (!screen->disk_cache)
220
return;
221
222
util_queue_add_job(&screen->cache_get_thread, pg, &pg->cache_fence, cache_get_job, NULL, 0);
223
}
224
225
static int
226
zink_get_compute_param(struct pipe_screen *pscreen, enum pipe_shader_ir ir_type,
227
enum pipe_compute_cap param, void *ret)
228
{
229
struct zink_screen *screen = zink_screen(pscreen);
230
#define RET(x) do { \
231
if (ret) \
232
memcpy(ret, x, sizeof(x)); \
233
return sizeof(x); \
234
} while (0)
235
236
switch (param) {
237
case PIPE_COMPUTE_CAP_ADDRESS_BITS:
238
RET((uint32_t []){ 32 });
239
240
case PIPE_COMPUTE_CAP_IR_TARGET:
241
if (ret)
242
strcpy(ret, "nir");
243
return 4;
244
245
case PIPE_COMPUTE_CAP_GRID_DIMENSION:
246
RET((uint64_t []) { 3 });
247
248
case PIPE_COMPUTE_CAP_MAX_GRID_SIZE:
249
RET(((uint64_t []) { screen->info.props.limits.maxComputeWorkGroupCount[0],
250
screen->info.props.limits.maxComputeWorkGroupCount[1],
251
screen->info.props.limits.maxComputeWorkGroupCount[2] }));
252
253
case PIPE_COMPUTE_CAP_MAX_BLOCK_SIZE:
254
/* MaxComputeWorkGroupSize[0..2] */
255
RET(((uint64_t []) {screen->info.props.limits.maxComputeWorkGroupSize[0],
256
screen->info.props.limits.maxComputeWorkGroupSize[1],
257
screen->info.props.limits.maxComputeWorkGroupSize[2]}));
258
259
case PIPE_COMPUTE_CAP_MAX_THREADS_PER_BLOCK:
260
case PIPE_COMPUTE_CAP_MAX_VARIABLE_THREADS_PER_BLOCK:
261
RET((uint64_t []) { screen->info.props.limits.maxComputeWorkGroupInvocations });
262
263
case PIPE_COMPUTE_CAP_MAX_LOCAL_SIZE:
264
RET((uint64_t []) { screen->info.props.limits.maxComputeSharedMemorySize });
265
266
case PIPE_COMPUTE_CAP_IMAGES_SUPPORTED:
267
RET((uint32_t []) { 1 });
268
269
case PIPE_COMPUTE_CAP_SUBGROUP_SIZE:
270
RET((uint32_t []) { screen->info.props11.subgroupSize });
271
272
case PIPE_COMPUTE_CAP_MAX_MEM_ALLOC_SIZE:
273
case PIPE_COMPUTE_CAP_MAX_CLOCK_FREQUENCY:
274
case PIPE_COMPUTE_CAP_MAX_COMPUTE_UNITS:
275
case PIPE_COMPUTE_CAP_MAX_GLOBAL_SIZE:
276
case PIPE_COMPUTE_CAP_MAX_PRIVATE_SIZE:
277
case PIPE_COMPUTE_CAP_MAX_INPUT_SIZE:
278
// XXX: I think these are for Clover...
279
return 0;
280
281
default:
282
unreachable("unknown compute param");
283
}
284
}
285
286
static int
287
zink_get_param(struct pipe_screen *pscreen, enum pipe_cap param)
288
{
289
struct zink_screen *screen = zink_screen(pscreen);
290
291
switch (param) {
292
case PIPE_CAP_ANISOTROPIC_FILTER:
293
return screen->info.feats.features.samplerAnisotropy;
294
case PIPE_CAP_EMULATE_NONFIXED_PRIMITIVE_RESTART:
295
return 1;
296
case PIPE_CAP_SUPPORTED_PRIM_MODES_WITH_RESTART: {
297
uint32_t modes = BITFIELD_BIT(PIPE_PRIM_LINE_STRIP) |
298
BITFIELD_BIT(PIPE_PRIM_TRIANGLE_STRIP) |
299
BITFIELD_BIT(PIPE_PRIM_LINE_STRIP_ADJACENCY) |
300
BITFIELD_BIT(PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY) |
301
BITFIELD_BIT(PIPE_PRIM_PATCHES);
302
if (screen->have_triangle_fans)
303
modes |= BITFIELD_BIT(PIPE_PRIM_TRIANGLE_FAN);
304
return modes;
305
}
306
case PIPE_CAP_SUPPORTED_PRIM_MODES: {
307
uint32_t modes = BITFIELD_MASK(PIPE_PRIM_MAX);
308
modes &= ~BITFIELD_BIT(PIPE_PRIM_QUADS);
309
modes &= ~BITFIELD_BIT(PIPE_PRIM_QUAD_STRIP);
310
modes &= ~BITFIELD_BIT(PIPE_PRIM_POLYGON);
311
modes &= ~BITFIELD_BIT(PIPE_PRIM_LINE_LOOP);
312
if (!screen->have_triangle_fans)
313
modes &= ~BITFIELD_BIT(PIPE_PRIM_TRIANGLE_FAN);
314
return modes;
315
}
316
317
case PIPE_CAP_QUERY_MEMORY_INFO:
318
case PIPE_CAP_NPOT_TEXTURES:
319
case PIPE_CAP_TGSI_TEXCOORD:
320
case PIPE_CAP_DRAW_INDIRECT:
321
case PIPE_CAP_TEXTURE_QUERY_LOD:
322
case PIPE_CAP_GLSL_TESS_LEVELS_AS_INPUTS:
323
case PIPE_CAP_CLEAR_TEXTURE:
324
case PIPE_CAP_COPY_BETWEEN_COMPRESSED_AND_PLAIN_FORMATS:
325
case PIPE_CAP_FORCE_PERSAMPLE_INTERP:
326
case PIPE_CAP_FRAMEBUFFER_NO_ATTACHMENT:
327
case PIPE_CAP_BUFFER_MAP_PERSISTENT_COHERENT:
328
case PIPE_CAP_TGSI_ARRAY_COMPONENTS:
329
case PIPE_CAP_QUERY_BUFFER_OBJECT:
330
case PIPE_CAP_CONDITIONAL_RENDER_INVERTED:
331
case PIPE_CAP_CLIP_HALFZ:
332
case PIPE_CAP_TGSI_TXQS:
333
case PIPE_CAP_TEXTURE_BARRIER:
334
case PIPE_CAP_DRAW_PARAMETERS:
335
case PIPE_CAP_QUERY_SO_OVERFLOW:
336
case PIPE_CAP_GL_SPIRV:
337
case PIPE_CAP_CLEAR_SCISSORED:
338
case PIPE_CAP_INVALIDATE_BUFFER:
339
case PIPE_CAP_PREFER_REAL_BUFFER_IN_CONSTBUF0:
340
case PIPE_CAP_PACKED_UNIFORMS:
341
case PIPE_CAP_TGSI_PACK_HALF_FLOAT:
342
return 1;
343
344
case PIPE_CAP_TGSI_VOTE:
345
return screen->spirv_version >= SPIRV_VERSION(1, 3);
346
347
case PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION:
348
return screen->info.have_EXT_provoking_vertex;
349
350
case PIPE_CAP_TEXTURE_MIRROR_CLAMP_TO_EDGE:
351
return screen->info.have_KHR_sampler_mirror_clamp_to_edge;
352
353
case PIPE_CAP_POLYGON_OFFSET_CLAMP:
354
return screen->info.feats.features.depthBiasClamp;
355
356
case PIPE_CAP_QUERY_PIPELINE_STATISTICS_SINGLE:
357
return screen->info.feats.features.pipelineStatisticsQuery;
358
359
case PIPE_CAP_ROBUST_BUFFER_ACCESS_BEHAVIOR:
360
return screen->info.feats.features.robustBufferAccess;
361
362
case PIPE_CAP_MULTI_DRAW_INDIRECT:
363
return screen->info.feats.features.multiDrawIndirect;
364
365
case PIPE_CAP_MULTI_DRAW_INDIRECT_PARAMS:
366
return screen->info.have_KHR_draw_indirect_count;
367
368
case PIPE_CAP_START_INSTANCE:
369
return (screen->info.have_vulkan12 && screen->info.feats11.shaderDrawParameters) ||
370
screen->info.have_KHR_shader_draw_parameters;
371
372
case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR:
373
return screen->info.have_EXT_vertex_attribute_divisor;
374
375
case PIPE_CAP_MAX_VERTEX_STREAMS:
376
return screen->info.tf_props.maxTransformFeedbackStreams;
377
378
case PIPE_CAP_INT64:
379
case PIPE_CAP_INT64_DIVMOD:
380
case PIPE_CAP_DOUBLES:
381
return 1;
382
383
case PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETS:
384
if (!screen->info.feats.features.dualSrcBlend)
385
return 0;
386
return screen->info.props.limits.maxFragmentDualSrcAttachments;
387
388
case PIPE_CAP_MAX_RENDER_TARGETS:
389
return screen->info.props.limits.maxColorAttachments;
390
391
case PIPE_CAP_OCCLUSION_QUERY:
392
return 1;
393
394
case PIPE_CAP_PROGRAMMABLE_SAMPLE_LOCATIONS:
395
return screen->info.have_EXT_sample_locations && screen->info.have_EXT_extended_dynamic_state;
396
397
case PIPE_CAP_QUERY_TIME_ELAPSED:
398
return screen->timestamp_valid_bits > 0;
399
400
case PIPE_CAP_TEXTURE_MULTISAMPLE:
401
return 1;
402
403
case PIPE_CAP_FRAGMENT_SHADER_INTERLOCK:
404
return screen->info.have_EXT_fragment_shader_interlock;
405
406
case PIPE_CAP_TGSI_CLOCK:
407
return screen->info.have_KHR_shader_clock;
408
409
case PIPE_CAP_POINT_SPRITE:
410
return 1;
411
412
case PIPE_CAP_SAMPLE_SHADING:
413
return screen->info.feats.features.sampleRateShading;
414
415
case PIPE_CAP_TEXTURE_SWIZZLE:
416
return 1;
417
418
case PIPE_CAP_GL_CLAMP:
419
return 0;
420
421
case PIPE_CAP_TEXTURE_BORDER_COLOR_QUIRK:
422
/* This is also broken on the other AMD drivers for old HW, but
423
* there's no obvious way to test for that.
424
*/
425
if (screen->info.driver_props.driverID == VK_DRIVER_ID_MESA_RADV ||
426
screen->info.driver_props.driverID == VK_DRIVER_ID_NVIDIA_PROPRIETARY)
427
return PIPE_QUIRK_TEXTURE_BORDER_COLOR_SWIZZLE_NV50;
428
return 0;
429
430
case PIPE_CAP_MAX_TEXTURE_2D_SIZE:
431
return screen->info.props.limits.maxImageDimension2D;
432
case PIPE_CAP_MAX_TEXTURE_3D_LEVELS:
433
return 1 + util_logbase2(screen->info.props.limits.maxImageDimension3D);
434
case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS:
435
return 1 + util_logbase2(screen->info.props.limits.maxImageDimensionCube);
436
437
case PIPE_CAP_FRAGMENT_SHADER_TEXTURE_LOD:
438
case PIPE_CAP_FRAGMENT_SHADER_DERIVATIVES:
439
case PIPE_CAP_VERTEX_SHADER_SATURATE:
440
return 1;
441
442
case PIPE_CAP_BLEND_EQUATION_SEPARATE:
443
case PIPE_CAP_INDEP_BLEND_ENABLE:
444
case PIPE_CAP_INDEP_BLEND_FUNC:
445
return screen->info.feats.features.independentBlend;
446
447
case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS:
448
return screen->info.have_EXT_transform_feedback ? screen->info.tf_props.maxTransformFeedbackBuffers : 0;
449
case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME:
450
case PIPE_CAP_STREAM_OUTPUT_INTERLEAVE_BUFFERS:
451
return screen->info.have_EXT_transform_feedback;
452
453
case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS:
454
return screen->info.props.limits.maxImageArrayLayers;
455
456
case PIPE_CAP_DEPTH_CLIP_DISABLE:
457
return screen->info.feats.features.depthClamp;
458
459
case PIPE_CAP_SHADER_STENCIL_EXPORT:
460
return screen->info.have_EXT_shader_stencil_export;
461
462
case PIPE_CAP_TGSI_INSTANCEID:
463
case PIPE_CAP_MIXED_COLORBUFFER_FORMATS:
464
case PIPE_CAP_SEAMLESS_CUBE_MAP:
465
return 1;
466
467
case PIPE_CAP_MIN_TEXEL_OFFSET:
468
return screen->info.props.limits.minTexelOffset;
469
case PIPE_CAP_MAX_TEXEL_OFFSET:
470
return screen->info.props.limits.maxTexelOffset;
471
472
case PIPE_CAP_VERTEX_COLOR_UNCLAMPED:
473
return 1;
474
475
case PIPE_CAP_CONDITIONAL_RENDER:
476
return screen->info.have_EXT_conditional_rendering;
477
478
case PIPE_CAP_GLSL_FEATURE_LEVEL_COMPATIBILITY:
479
return 130;
480
case PIPE_CAP_GLSL_FEATURE_LEVEL:
481
return 460;
482
483
case PIPE_CAP_COMPUTE:
484
return 1;
485
486
case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT:
487
return screen->info.props.limits.minUniformBufferOffsetAlignment;
488
489
case PIPE_CAP_QUERY_TIMESTAMP:
490
return screen->info.have_EXT_calibrated_timestamps &&
491
screen->timestamp_valid_bits > 0;
492
493
case PIPE_CAP_MIN_MAP_BUFFER_ALIGNMENT:
494
return screen->info.props.limits.minMemoryMapAlignment;
495
496
case PIPE_CAP_CUBE_MAP_ARRAY:
497
return screen->info.feats.features.imageCubeArray;
498
499
case PIPE_CAP_TEXTURE_BUFFER_OBJECTS:
500
case PIPE_CAP_PRIMITIVE_RESTART:
501
return 1;
502
503
case PIPE_CAP_TEXTURE_BUFFER_OFFSET_ALIGNMENT:
504
return screen->info.props.limits.minTexelBufferOffsetAlignment;
505
506
case PIPE_CAP_PREFER_BLIT_BASED_TEXTURE_TRANSFER:
507
return 1;
508
509
case PIPE_CAP_MAX_TEXTURE_BUFFER_SIZE:
510
return screen->info.props.limits.maxTexelBufferElements;
511
512
case PIPE_CAP_ENDIANNESS:
513
return PIPE_ENDIAN_NATIVE; /* unsure */
514
515
case PIPE_CAP_MAX_VIEWPORTS:
516
return MIN2(screen->info.props.limits.maxViewports, PIPE_MAX_VIEWPORTS);
517
518
case PIPE_CAP_IMAGE_LOAD_FORMATTED:
519
return screen->info.feats.features.shaderStorageImageReadWithoutFormat;
520
521
case PIPE_CAP_MIXED_FRAMEBUFFER_SIZES:
522
return 1;
523
524
case PIPE_CAP_MAX_GEOMETRY_OUTPUT_VERTICES:
525
return screen->info.props.limits.maxGeometryOutputVertices;
526
case PIPE_CAP_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS:
527
return screen->info.props.limits.maxGeometryTotalOutputComponents;
528
529
case PIPE_CAP_MAX_TEXTURE_GATHER_COMPONENTS:
530
return 4;
531
532
case PIPE_CAP_MIN_TEXTURE_GATHER_OFFSET:
533
return screen->info.props.limits.minTexelGatherOffset;
534
case PIPE_CAP_MAX_TEXTURE_GATHER_OFFSET:
535
return screen->info.props.limits.maxTexelGatherOffset;
536
537
case PIPE_CAP_SAMPLER_REDUCTION_MINMAX_ARB:
538
return screen->vk_version >= VK_MAKE_VERSION(1,2,0) || screen->info.have_EXT_sampler_filter_minmax;
539
540
case PIPE_CAP_TGSI_FS_FINE_DERIVATIVE:
541
return 1;
542
543
case PIPE_CAP_VENDOR_ID:
544
return screen->info.props.vendorID;
545
case PIPE_CAP_DEVICE_ID:
546
return screen->info.props.deviceID;
547
548
case PIPE_CAP_ACCELERATED:
549
return 1;
550
case PIPE_CAP_VIDEO_MEMORY:
551
return get_video_mem(screen) >> 20;
552
case PIPE_CAP_UMA:
553
return screen->info.props.deviceType == VK_PHYSICAL_DEVICE_TYPE_INTEGRATED_GPU;
554
555
case PIPE_CAP_MAX_VERTEX_ATTRIB_STRIDE:
556
return screen->info.props.limits.maxVertexInputBindingStride;
557
558
case PIPE_CAP_SAMPLER_VIEW_TARGET:
559
return 1;
560
561
case PIPE_CAP_TGSI_VS_LAYER_VIEWPORT:
562
case PIPE_CAP_TGSI_TES_LAYER_VIEWPORT:
563
return screen->info.have_EXT_shader_viewport_index_layer ||
564
(screen->spirv_version >= SPIRV_VERSION(1, 5) &&
565
screen->info.feats12.shaderOutputLayer &&
566
screen->info.feats12.shaderOutputViewportIndex);
567
568
case PIPE_CAP_TEXTURE_FLOAT_LINEAR:
569
case PIPE_CAP_TEXTURE_HALF_FLOAT_LINEAR:
570
return 1;
571
572
case PIPE_CAP_SHADER_BUFFER_OFFSET_ALIGNMENT:
573
return screen->info.props.limits.minStorageBufferOffsetAlignment;
574
575
case PIPE_CAP_PCI_GROUP:
576
case PIPE_CAP_PCI_BUS:
577
case PIPE_CAP_PCI_DEVICE:
578
case PIPE_CAP_PCI_FUNCTION:
579
return 0; /* TODO: figure these out */
580
581
case PIPE_CAP_CULL_DISTANCE:
582
return screen->info.feats.features.shaderCullDistance;
583
584
case PIPE_CAP_SPARSE_BUFFER_PAGE_SIZE:
585
/* this is the spec minimum */
586
return screen->info.feats.features.sparseBinding ? 64 * 1024 : 0;
587
588
case PIPE_CAP_VIEWPORT_SUBPIXEL_BITS:
589
return screen->info.props.limits.viewportSubPixelBits;
590
591
case PIPE_CAP_GLSL_OPTIMIZE_CONSERVATIVELY:
592
return 0; /* not sure */
593
594
case PIPE_CAP_MAX_GS_INVOCATIONS:
595
return screen->info.props.limits.maxGeometryShaderInvocations;
596
597
case PIPE_CAP_MAX_COMBINED_SHADER_BUFFERS:
598
/* gallium handles this automatically */
599
return 0;
600
601
case PIPE_CAP_MAX_SHADER_BUFFER_SIZE:
602
/* 1<<27 is required by VK spec */
603
assert(screen->info.props.limits.maxStorageBufferRange >= 1 << 27);
604
/* but Gallium can't handle values that are too big, so clamp to VK spec minimum */
605
return 1 << 27;
606
607
case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT:
608
case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER:
609
return 1;
610
611
case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT:
612
case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER:
613
return 0;
614
615
case PIPE_CAP_NIR_COMPACT_ARRAYS:
616
return 1;
617
618
case PIPE_CAP_TGSI_FS_FACE_IS_INTEGER_SYSVAL:
619
return 1;
620
621
case PIPE_CAP_VIEWPORT_TRANSFORM_LOWERED:
622
return 1;
623
624
case PIPE_CAP_FLATSHADE:
625
case PIPE_CAP_ALPHA_TEST:
626
case PIPE_CAP_CLIP_PLANES:
627
case PIPE_CAP_POINT_SIZE_FIXED:
628
case PIPE_CAP_TWO_SIDED_COLOR:
629
return 0;
630
631
case PIPE_CAP_MAX_SHADER_PATCH_VARYINGS:
632
return screen->info.props.limits.maxTessellationControlPerVertexOutputComponents / 4;
633
case PIPE_CAP_MAX_VARYINGS:
634
/* need to reserve up to 60 of our varying components and 16 slots for streamout */
635
return MIN2(screen->info.props.limits.maxVertexOutputComponents / 4 / 2, 16);
636
637
case PIPE_CAP_DMABUF:
638
return screen->info.have_KHR_external_memory_fd;
639
640
case PIPE_CAP_DEPTH_BOUNDS_TEST:
641
return screen->info.feats.features.depthBounds;
642
643
case PIPE_CAP_POST_DEPTH_COVERAGE:
644
return screen->info.have_EXT_post_depth_coverage;
645
646
case PIPE_CAP_STRING_MARKER:
647
return screen->instance_info.have_EXT_debug_utils;
648
649
default:
650
return u_pipe_screen_get_param_defaults(pscreen, param);
651
}
652
}
653
654
static float
655
zink_get_paramf(struct pipe_screen *pscreen, enum pipe_capf param)
656
{
657
struct zink_screen *screen = zink_screen(pscreen);
658
659
switch (param) {
660
case PIPE_CAPF_MAX_LINE_WIDTH:
661
case PIPE_CAPF_MAX_LINE_WIDTH_AA:
662
if (!screen->info.feats.features.wideLines)
663
return 1.0f;
664
return screen->info.props.limits.lineWidthRange[1];
665
666
case PIPE_CAPF_MAX_POINT_WIDTH:
667
case PIPE_CAPF_MAX_POINT_WIDTH_AA:
668
if (!screen->info.feats.features.largePoints)
669
return 1.0f;
670
return screen->info.props.limits.pointSizeRange[1];
671
672
case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY:
673
if (!screen->info.feats.features.samplerAnisotropy)
674
return 1.0f;
675
return screen->info.props.limits.maxSamplerAnisotropy;
676
677
case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS:
678
return screen->info.props.limits.maxSamplerLodBias;
679
680
case PIPE_CAPF_MIN_CONSERVATIVE_RASTER_DILATE:
681
case PIPE_CAPF_MAX_CONSERVATIVE_RASTER_DILATE:
682
case PIPE_CAPF_CONSERVATIVE_RASTER_DILATE_GRANULARITY:
683
return 0.0f; /* not implemented */
684
}
685
686
/* should only get here on unhandled cases */
687
return 0.0f;
688
}
689
690
static int
691
zink_get_shader_param(struct pipe_screen *pscreen,
692
enum pipe_shader_type shader,
693
enum pipe_shader_cap param)
694
{
695
struct zink_screen *screen = zink_screen(pscreen);
696
697
switch (param) {
698
case PIPE_SHADER_CAP_MAX_INSTRUCTIONS:
699
switch (shader) {
700
case PIPE_SHADER_FRAGMENT:
701
case PIPE_SHADER_VERTEX:
702
return INT_MAX;
703
case PIPE_SHADER_TESS_CTRL:
704
case PIPE_SHADER_TESS_EVAL:
705
if (screen->info.feats.features.tessellationShader &&
706
screen->info.have_KHR_maintenance2)
707
return INT_MAX;
708
break;
709
710
case PIPE_SHADER_GEOMETRY:
711
if (screen->info.feats.features.geometryShader)
712
return INT_MAX;
713
break;
714
715
case PIPE_SHADER_COMPUTE:
716
return INT_MAX;
717
default:
718
break;
719
}
720
return 0;
721
case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS:
722
case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS:
723
case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS:
724
case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH:
725
if (shader == PIPE_SHADER_VERTEX ||
726
shader == PIPE_SHADER_FRAGMENT)
727
return INT_MAX;
728
return 0;
729
730
case PIPE_SHADER_CAP_MAX_INPUTS: {
731
uint32_t max = 0;
732
switch (shader) {
733
case PIPE_SHADER_VERTEX:
734
max = MIN2(screen->info.props.limits.maxVertexInputAttributes, PIPE_MAX_ATTRIBS);
735
break;
736
case PIPE_SHADER_TESS_CTRL:
737
max = screen->info.props.limits.maxTessellationControlPerVertexInputComponents / 4;
738
break;
739
case PIPE_SHADER_TESS_EVAL:
740
max = screen->info.props.limits.maxTessellationEvaluationInputComponents / 4;
741
break;
742
case PIPE_SHADER_GEOMETRY:
743
max = screen->info.props.limits.maxGeometryInputComponents;
744
break;
745
case PIPE_SHADER_FRAGMENT:
746
/* intel drivers report fewer components, but it's a value that's compatible
747
* with what we need for GL, so we can still force a conformant value here
748
*/
749
if (screen->info.driver_props.driverID == VK_DRIVER_ID_INTEL_OPEN_SOURCE_MESA_KHR ||
750
screen->info.driver_props.driverID == VK_DRIVER_ID_INTEL_PROPRIETARY_WINDOWS_KHR)
751
return 32;
752
max = screen->info.props.limits.maxFragmentInputComponents / 4;
753
break;
754
default:
755
return 0; /* unsupported stage */
756
}
757
return MIN2(max, 64); // prevent overflowing struct shader_info::inputs_read
758
}
759
760
case PIPE_SHADER_CAP_MAX_OUTPUTS: {
761
uint32_t max = 0;
762
switch (shader) {
763
case PIPE_SHADER_VERTEX:
764
max = screen->info.props.limits.maxVertexOutputComponents / 4;
765
break;
766
case PIPE_SHADER_TESS_CTRL:
767
max = screen->info.props.limits.maxTessellationControlPerVertexOutputComponents / 4;
768
break;
769
case PIPE_SHADER_TESS_EVAL:
770
max = screen->info.props.limits.maxTessellationEvaluationOutputComponents / 4;
771
break;
772
case PIPE_SHADER_GEOMETRY:
773
max = screen->info.props.limits.maxGeometryOutputComponents / 4;
774
break;
775
case PIPE_SHADER_FRAGMENT:
776
max = screen->info.props.limits.maxColorAttachments;
777
break;
778
default:
779
return 0; /* unsupported stage */
780
}
781
return MIN2(max, 64); // prevent overflowing struct shader_info::outputs_read/written
782
}
783
784
case PIPE_SHADER_CAP_MAX_CONST_BUFFER_SIZE:
785
/* At least 16384 is guaranteed by VK spec */
786
assert(screen->info.props.limits.maxUniformBufferRange >= 16384);
787
/* but Gallium can't handle values that are too big */
788
return MIN2(screen->info.props.limits.maxUniformBufferRange, 1 << 31);
789
790
case PIPE_SHADER_CAP_MAX_CONST_BUFFERS:
791
return MIN2(screen->info.props.limits.maxPerStageDescriptorUniformBuffers,
792
PIPE_MAX_CONSTANT_BUFFERS);
793
794
case PIPE_SHADER_CAP_MAX_TEMPS:
795
return INT_MAX;
796
797
case PIPE_SHADER_CAP_INTEGERS:
798
return 1;
799
800
case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR:
801
return 1;
802
803
case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR:
804
case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR:
805
case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR:
806
case PIPE_SHADER_CAP_SUBROUTINES:
807
case PIPE_SHADER_CAP_INT64_ATOMICS:
808
case PIPE_SHADER_CAP_FP16_CONST_BUFFERS:
809
case PIPE_SHADER_CAP_GLSL_16BIT_CONSTS:
810
return 0; /* not implemented */
811
812
case PIPE_SHADER_CAP_FP16:
813
case PIPE_SHADER_CAP_FP16_DERIVATIVES:
814
return screen->info.feats12.shaderFloat16 ||
815
(screen->info.have_KHR_shader_float16_int8 &&
816
screen->info.shader_float16_int8_feats.shaderFloat16);
817
818
case PIPE_SHADER_CAP_INT16:
819
return screen->info.feats.features.shaderInt16;
820
821
case PIPE_SHADER_CAP_PREFERRED_IR:
822
return PIPE_SHADER_IR_NIR;
823
824
case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED:
825
return 0; /* not implemented */
826
827
case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS:
828
case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS:
829
return MIN2(MIN2(screen->info.props.limits.maxPerStageDescriptorSamplers,
830
screen->info.props.limits.maxPerStageDescriptorSampledImages),
831
PIPE_MAX_SAMPLERS);
832
833
case PIPE_SHADER_CAP_TGSI_DROUND_SUPPORTED:
834
case PIPE_SHADER_CAP_TGSI_DFRACEXP_DLDEXP_SUPPORTED:
835
case PIPE_SHADER_CAP_TGSI_FMA_SUPPORTED:
836
return 0; /* not implemented */
837
838
case PIPE_SHADER_CAP_TGSI_ANY_INOUT_DECL_RANGE:
839
return 0; /* no idea */
840
841
case PIPE_SHADER_CAP_MAX_UNROLL_ITERATIONS_HINT:
842
return 0;
843
844
case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS:
845
switch (shader) {
846
case PIPE_SHADER_VERTEX:
847
case PIPE_SHADER_TESS_CTRL:
848
case PIPE_SHADER_TESS_EVAL:
849
case PIPE_SHADER_GEOMETRY:
850
if (!screen->info.feats.features.vertexPipelineStoresAndAtomics)
851
return 0;
852
break;
853
854
case PIPE_SHADER_FRAGMENT:
855
if (!screen->info.feats.features.fragmentStoresAndAtomics)
856
return 0;
857
break;
858
859
default:
860
break;
861
}
862
863
/* TODO: this limitation is dumb, and will need some fixes in mesa */
864
return MIN2(screen->info.props.limits.maxPerStageDescriptorStorageBuffers, PIPE_MAX_SHADER_BUFFERS);
865
866
case PIPE_SHADER_CAP_SUPPORTED_IRS:
867
return (1 << PIPE_SHADER_IR_NIR) | (1 << PIPE_SHADER_IR_TGSI);
868
869
case PIPE_SHADER_CAP_MAX_SHADER_IMAGES:
870
if (screen->info.feats.features.shaderStorageImageExtendedFormats &&
871
screen->info.feats.features.shaderStorageImageWriteWithoutFormat)
872
return MIN2(screen->info.props.limits.maxPerStageDescriptorStorageImages,
873
PIPE_MAX_SHADER_IMAGES);
874
return 0;
875
876
case PIPE_SHADER_CAP_LOWER_IF_THRESHOLD:
877
case PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERS:
878
return 0; /* unsure */
879
880
case PIPE_SHADER_CAP_TGSI_LDEXP_SUPPORTED:
881
case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTERS:
882
case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTER_BUFFERS:
883
case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED:
884
return 0; /* not implemented */
885
}
886
887
/* should only get here on unhandled cases */
888
return 0;
889
}
890
891
static VkSampleCountFlagBits
892
vk_sample_count_flags(uint32_t sample_count)
893
{
894
switch (sample_count) {
895
case 1: return VK_SAMPLE_COUNT_1_BIT;
896
case 2: return VK_SAMPLE_COUNT_2_BIT;
897
case 4: return VK_SAMPLE_COUNT_4_BIT;
898
case 8: return VK_SAMPLE_COUNT_8_BIT;
899
case 16: return VK_SAMPLE_COUNT_16_BIT;
900
case 32: return VK_SAMPLE_COUNT_32_BIT;
901
case 64: return VK_SAMPLE_COUNT_64_BIT;
902
default:
903
return 0;
904
}
905
}
906
907
static bool
908
zink_is_format_supported(struct pipe_screen *pscreen,
909
enum pipe_format format,
910
enum pipe_texture_target target,
911
unsigned sample_count,
912
unsigned storage_sample_count,
913
unsigned bind)
914
{
915
struct zink_screen *screen = zink_screen(pscreen);
916
917
if (format == PIPE_FORMAT_NONE)
918
return screen->info.props.limits.framebufferNoAttachmentsSampleCounts &
919
vk_sample_count_flags(sample_count);
920
921
if (bind & PIPE_BIND_INDEX_BUFFER) {
922
if (format == PIPE_FORMAT_R8_UINT &&
923
!screen->info.have_EXT_index_type_uint8)
924
return false;
925
if (format != PIPE_FORMAT_R8_UINT &&
926
format != PIPE_FORMAT_R16_UINT &&
927
format != PIPE_FORMAT_R32_UINT)
928
return false;
929
}
930
931
VkFormat vkformat = zink_get_format(screen, format);
932
if (vkformat == VK_FORMAT_UNDEFINED)
933
return false;
934
935
if (sample_count >= 1) {
936
VkSampleCountFlagBits sample_mask = vk_sample_count_flags(sample_count);
937
if (!sample_mask)
938
return false;
939
const struct util_format_description *desc = util_format_description(format);
940
if (util_format_is_depth_or_stencil(format)) {
941
if (util_format_has_depth(desc)) {
942
if (bind & PIPE_BIND_DEPTH_STENCIL &&
943
(screen->info.props.limits.framebufferDepthSampleCounts & sample_mask) != sample_mask)
944
return false;
945
if (bind & PIPE_BIND_SAMPLER_VIEW &&
946
(screen->info.props.limits.sampledImageDepthSampleCounts & sample_mask) != sample_mask)
947
return false;
948
}
949
if (util_format_has_stencil(desc)) {
950
if (bind & PIPE_BIND_DEPTH_STENCIL &&
951
(screen->info.props.limits.framebufferStencilSampleCounts & sample_mask) != sample_mask)
952
return false;
953
if (bind & PIPE_BIND_SAMPLER_VIEW &&
954
(screen->info.props.limits.sampledImageStencilSampleCounts & sample_mask) != sample_mask)
955
return false;
956
}
957
} else if (util_format_is_pure_integer(format)) {
958
if (bind & PIPE_BIND_RENDER_TARGET &&
959
!(screen->info.props.limits.framebufferColorSampleCounts & sample_mask))
960
return false;
961
if (bind & PIPE_BIND_SAMPLER_VIEW &&
962
!(screen->info.props.limits.sampledImageIntegerSampleCounts & sample_mask))
963
return false;
964
} else {
965
if (bind & PIPE_BIND_RENDER_TARGET &&
966
!(screen->info.props.limits.framebufferColorSampleCounts & sample_mask))
967
return false;
968
if (bind & PIPE_BIND_SAMPLER_VIEW &&
969
!(screen->info.props.limits.sampledImageColorSampleCounts & sample_mask))
970
return false;
971
}
972
if (bind & PIPE_BIND_SHADER_IMAGE) {
973
if (!(screen->info.props.limits.storageImageSampleCounts & sample_mask))
974
return false;
975
}
976
}
977
978
VkFormatProperties props = screen->format_props[format];
979
980
if (target == PIPE_BUFFER) {
981
if (bind & PIPE_BIND_VERTEX_BUFFER &&
982
!(props.bufferFeatures & VK_FORMAT_FEATURE_VERTEX_BUFFER_BIT))
983
return false;
984
985
if (bind & PIPE_BIND_SAMPLER_VIEW &&
986
!(props.bufferFeatures & VK_FORMAT_FEATURE_UNIFORM_TEXEL_BUFFER_BIT))
987
return false;
988
989
if (bind & PIPE_BIND_SHADER_IMAGE &&
990
!(props.bufferFeatures & VK_FORMAT_FEATURE_STORAGE_TEXEL_BUFFER_BIT))
991
return false;
992
} else {
993
/* all other targets are texture-targets */
994
if (bind & PIPE_BIND_RENDER_TARGET &&
995
!(props.optimalTilingFeatures & VK_FORMAT_FEATURE_COLOR_ATTACHMENT_BIT))
996
return false;
997
998
if (bind & PIPE_BIND_BLENDABLE &&
999
!(props.optimalTilingFeatures & VK_FORMAT_FEATURE_COLOR_ATTACHMENT_BLEND_BIT))
1000
return false;
1001
1002
if (bind & PIPE_BIND_SAMPLER_VIEW &&
1003
!(props.optimalTilingFeatures & VK_FORMAT_FEATURE_SAMPLED_IMAGE_BIT))
1004
return false;
1005
1006
if (bind & PIPE_BIND_SAMPLER_REDUCTION_MINMAX &&
1007
!(props.optimalTilingFeatures & VK_FORMAT_FEATURE_SAMPLED_IMAGE_FILTER_MINMAX_BIT))
1008
return false;
1009
1010
if ((bind & PIPE_BIND_SAMPLER_VIEW) || (bind & PIPE_BIND_RENDER_TARGET)) {
1011
/* if this is a 3-component texture, force gallium to give us 4 components by rejecting this one */
1012
const struct util_format_description *desc = util_format_description(format);
1013
if (desc->nr_channels == 3 &&
1014
(desc->block.bits == 24 || desc->block.bits == 48 || desc->block.bits == 96))
1015
return false;
1016
}
1017
1018
if (bind & PIPE_BIND_DEPTH_STENCIL &&
1019
!(props.optimalTilingFeatures & VK_FORMAT_FEATURE_DEPTH_STENCIL_ATTACHMENT_BIT))
1020
return false;
1021
1022
if (bind & PIPE_BIND_SHADER_IMAGE &&
1023
!(props.optimalTilingFeatures & VK_FORMAT_FEATURE_STORAGE_IMAGE_BIT))
1024
return false;
1025
}
1026
1027
if (util_format_is_compressed(format)) {
1028
const struct util_format_description *desc = util_format_description(format);
1029
if (desc->layout == UTIL_FORMAT_LAYOUT_BPTC &&
1030
!screen->info.feats.features.textureCompressionBC)
1031
return false;
1032
}
1033
1034
return true;
1035
}
1036
1037
static void
1038
resource_cache_entry_destroy(struct zink_screen *screen, struct hash_entry *he)
1039
{
1040
struct util_dynarray *array = (void*)he->data;
1041
util_dynarray_foreach(array, struct mem_cache_entry, mc) {
1042
vkFreeMemory(screen->dev, mc->mem, NULL);
1043
}
1044
util_dynarray_fini(array);
1045
}
1046
1047
static void
1048
zink_destroy_screen(struct pipe_screen *pscreen)
1049
{
1050
struct zink_screen *screen = zink_screen(pscreen);
1051
1052
if (VK_NULL_HANDLE != screen->debugUtilsCallbackHandle) {
1053
screen->vk.DestroyDebugUtilsMessengerEXT(screen->instance, screen->debugUtilsCallbackHandle, NULL);
1054
}
1055
1056
hash_table_foreach(&screen->surface_cache, entry) {
1057
struct pipe_surface *psurf = (struct pipe_surface*)entry->data;
1058
/* context is already destroyed, so this has to be destroyed directly */
1059
zink_destroy_surface(screen, psurf);
1060
}
1061
1062
hash_table_foreach(&screen->bufferview_cache, entry) {
1063
struct zink_buffer_view *bv = (struct zink_buffer_view*)entry->data;
1064
zink_buffer_view_reference(screen, &bv, NULL);
1065
}
1066
1067
hash_table_foreach(&screen->framebuffer_cache, entry) {
1068
struct zink_framebuffer* fb = (struct zink_framebuffer*)entry->data;
1069
zink_destroy_framebuffer(screen, fb);
1070
}
1071
1072
simple_mtx_destroy(&screen->surface_mtx);
1073
simple_mtx_destroy(&screen->bufferview_mtx);
1074
simple_mtx_destroy(&screen->framebuffer_mtx);
1075
1076
u_transfer_helper_destroy(pscreen->transfer_helper);
1077
#ifdef ENABLE_SHADER_CACHE
1078
if (screen->disk_cache) {
1079
util_queue_finish(&screen->cache_put_thread);
1080
util_queue_finish(&screen->cache_get_thread);
1081
disk_cache_wait_for_idle(screen->disk_cache);
1082
util_queue_destroy(&screen->cache_put_thread);
1083
util_queue_destroy(&screen->cache_get_thread);
1084
}
1085
#endif
1086
disk_cache_destroy(screen->disk_cache);
1087
simple_mtx_lock(&screen->mem_cache_mtx);
1088
hash_table_foreach(screen->resource_mem_cache, he)
1089
resource_cache_entry_destroy(screen, he);
1090
_mesa_hash_table_destroy(screen->resource_mem_cache, NULL);
1091
simple_mtx_unlock(&screen->mem_cache_mtx);
1092
simple_mtx_destroy(&screen->mem_cache_mtx);
1093
1094
util_live_shader_cache_deinit(&screen->shaders);
1095
1096
if (screen->sem)
1097
vkDestroySemaphore(screen->dev, screen->sem, NULL);
1098
if (screen->prev_sem)
1099
vkDestroySemaphore(screen->dev, screen->prev_sem, NULL);
1100
1101
if (screen->threaded)
1102
util_queue_destroy(&screen->flush_queue);
1103
1104
vkDestroyDevice(screen->dev, NULL);
1105
vkDestroyInstance(screen->instance, NULL);
1106
util_idalloc_mt_fini(&screen->buffer_ids);
1107
1108
slab_destroy_parent(&screen->transfer_pool);
1109
ralloc_free(screen);
1110
}
1111
1112
static void
1113
choose_pdev(struct zink_screen *screen)
1114
{
1115
uint32_t i, pdev_count;
1116
VkPhysicalDevice *pdevs;
1117
VkResult result = vkEnumeratePhysicalDevices(screen->instance, &pdev_count, NULL);
1118
if (result != VK_SUCCESS)
1119
return;
1120
1121
assert(pdev_count > 0);
1122
1123
pdevs = malloc(sizeof(*pdevs) * pdev_count);
1124
result = vkEnumeratePhysicalDevices(screen->instance, &pdev_count, pdevs);
1125
assert(result == VK_SUCCESS);
1126
assert(pdev_count > 0);
1127
1128
VkPhysicalDeviceProperties *props = &screen->info.props;
1129
for (i = 0; i < pdev_count; ++i) {
1130
vkGetPhysicalDeviceProperties(pdevs[i], props);
1131
1132
#ifdef ZINK_WITH_SWRAST_VK
1133
char *use_lavapipe = getenv("ZINK_USE_LAVAPIPE");
1134
if (use_lavapipe) {
1135
if (props->deviceType == VK_PHYSICAL_DEVICE_TYPE_CPU) {
1136
screen->pdev = pdevs[i];
1137
screen->info.device_version = props->apiVersion;
1138
break;
1139
}
1140
continue;
1141
}
1142
#endif
1143
if (props->deviceType != VK_PHYSICAL_DEVICE_TYPE_CPU) {
1144
screen->pdev = pdevs[i];
1145
screen->info.device_version = props->apiVersion;
1146
break;
1147
}
1148
}
1149
free(pdevs);
1150
1151
/* runtime version is the lesser of the instance version and device version */
1152
screen->vk_version = MIN2(screen->info.device_version, screen->instance_info.loader_version);
1153
1154
/* calculate SPIR-V version based on VK version */
1155
if (screen->vk_version >= VK_MAKE_VERSION(1, 2, 0))
1156
screen->spirv_version = SPIRV_VERSION(1, 5);
1157
else if (screen->vk_version >= VK_MAKE_VERSION(1, 1, 0))
1158
screen->spirv_version = SPIRV_VERSION(1, 3);
1159
else
1160
screen->spirv_version = SPIRV_VERSION(1, 0);
1161
}
1162
1163
static void
1164
update_queue_props(struct zink_screen *screen)
1165
{
1166
uint32_t num_queues;
1167
vkGetPhysicalDeviceQueueFamilyProperties(screen->pdev, &num_queues, NULL);
1168
assert(num_queues > 0);
1169
1170
VkQueueFamilyProperties *props = malloc(sizeof(*props) * num_queues);
1171
vkGetPhysicalDeviceQueueFamilyProperties(screen->pdev, &num_queues, props);
1172
1173
for (uint32_t i = 0; i < num_queues; i++) {
1174
if (props[i].queueFlags & VK_QUEUE_GRAPHICS_BIT) {
1175
screen->gfx_queue = i;
1176
screen->max_queues = props[i].queueCount;
1177
screen->timestamp_valid_bits = props[i].timestampValidBits;
1178
break;
1179
}
1180
}
1181
free(props);
1182
}
1183
1184
static void
1185
init_queue(struct zink_screen *screen)
1186
{
1187
vkGetDeviceQueue(screen->dev, screen->gfx_queue, 0, &screen->queue);
1188
if (screen->threaded && screen->max_queues > 1)
1189
vkGetDeviceQueue(screen->dev, screen->gfx_queue, 1, &screen->thread_queue);
1190
else
1191
screen->thread_queue = screen->queue;
1192
}
1193
1194
static void
1195
zink_flush_frontbuffer(struct pipe_screen *pscreen,
1196
struct pipe_context *pcontext,
1197
struct pipe_resource *pres,
1198
unsigned level, unsigned layer,
1199
void *winsys_drawable_handle,
1200
struct pipe_box *sub_box)
1201
{
1202
struct zink_screen *screen = zink_screen(pscreen);
1203
struct sw_winsys *winsys = screen->winsys;
1204
struct zink_resource *res = zink_resource(pres);
1205
1206
if (!winsys)
1207
return;
1208
void *map = winsys->displaytarget_map(winsys, res->dt, 0);
1209
1210
if (map) {
1211
struct pipe_transfer *transfer = NULL;
1212
void *res_map = pipe_texture_map(pcontext, pres, level, layer, PIPE_MAP_READ, 0, 0,
1213
u_minify(pres->width0, level),
1214
u_minify(pres->height0, level),
1215
&transfer);
1216
if (res_map) {
1217
util_copy_rect((ubyte*)map, pres->format, res->dt_stride, 0, 0,
1218
transfer->box.width, transfer->box.height,
1219
(const ubyte*)res_map, transfer->stride, 0, 0);
1220
pipe_texture_unmap(pcontext, transfer);
1221
}
1222
winsys->displaytarget_unmap(winsys, res->dt);
1223
}
1224
1225
winsys->displaytarget_display(winsys, res->dt, winsys_drawable_handle, sub_box);
1226
}
1227
1228
bool
1229
zink_is_depth_format_supported(struct zink_screen *screen, VkFormat format)
1230
{
1231
VkFormatProperties props;
1232
vkGetPhysicalDeviceFormatProperties(screen->pdev, format, &props);
1233
return (props.linearTilingFeatures | props.optimalTilingFeatures) &
1234
VK_FORMAT_FEATURE_DEPTH_STENCIL_ATTACHMENT_BIT;
1235
}
1236
1237
static enum pipe_format
1238
emulate_x8(enum pipe_format format)
1239
{
1240
/* convert missing X8 variants to A8 */
1241
switch (format) {
1242
case PIPE_FORMAT_B8G8R8X8_UNORM:
1243
return PIPE_FORMAT_B8G8R8A8_UNORM;
1244
1245
case PIPE_FORMAT_B8G8R8X8_SRGB:
1246
return PIPE_FORMAT_B8G8R8A8_SRGB;
1247
1248
case PIPE_FORMAT_R8G8B8X8_SINT:
1249
return PIPE_FORMAT_R8G8B8A8_SINT;
1250
case PIPE_FORMAT_R8G8B8X8_SNORM:
1251
return PIPE_FORMAT_R8G8B8A8_SNORM;
1252
case PIPE_FORMAT_R8G8B8X8_UNORM:
1253
return PIPE_FORMAT_R8G8B8A8_UNORM;
1254
1255
default:
1256
return format;
1257
}
1258
}
1259
1260
VkFormat
1261
zink_get_format(struct zink_screen *screen, enum pipe_format format)
1262
{
1263
VkFormat ret = zink_pipe_format_to_vk_format(emulate_x8(format));
1264
1265
if (format == PIPE_FORMAT_X32_S8X24_UINT)
1266
return VK_FORMAT_D32_SFLOAT_S8_UINT;
1267
1268
if (format == PIPE_FORMAT_X24S8_UINT)
1269
/* valid when using aspects to extract stencil,
1270
* fails format test because it's emulated */
1271
ret = VK_FORMAT_D24_UNORM_S8_UINT;
1272
1273
if (ret == VK_FORMAT_X8_D24_UNORM_PACK32 &&
1274
!screen->have_X8_D24_UNORM_PACK32) {
1275
assert(zink_is_depth_format_supported(screen, VK_FORMAT_D32_SFLOAT));
1276
return VK_FORMAT_D32_SFLOAT;
1277
}
1278
1279
if (ret == VK_FORMAT_D24_UNORM_S8_UINT &&
1280
!screen->have_D24_UNORM_S8_UINT) {
1281
assert(zink_is_depth_format_supported(screen,
1282
VK_FORMAT_D32_SFLOAT_S8_UINT));
1283
return VK_FORMAT_D32_SFLOAT_S8_UINT;
1284
}
1285
1286
if ((ret == VK_FORMAT_A4B4G4R4_UNORM_PACK16_EXT &&
1287
!screen->info.format_4444_feats.formatA4B4G4R4) ||
1288
(ret == VK_FORMAT_A4R4G4B4_UNORM_PACK16_EXT &&
1289
!screen->info.format_4444_feats.formatA4R4G4B4))
1290
return VK_FORMAT_UNDEFINED;
1291
1292
return ret;
1293
}
1294
1295
void
1296
zink_screen_init_descriptor_funcs(struct zink_screen *screen, bool fallback)
1297
{
1298
if (screen->info.have_KHR_descriptor_update_template &&
1299
!fallback &&
1300
screen->descriptor_mode == ZINK_DESCRIPTOR_MODE_LAZY) {
1301
#define LAZY(FUNC) screen->FUNC = zink_##FUNC##_lazy
1302
LAZY(descriptor_program_init);
1303
LAZY(descriptor_program_deinit);
1304
LAZY(context_invalidate_descriptor_state);
1305
LAZY(batch_descriptor_init);
1306
LAZY(batch_descriptor_reset);
1307
LAZY(batch_descriptor_deinit);
1308
LAZY(descriptors_init);
1309
LAZY(descriptors_deinit);
1310
LAZY(descriptors_update);
1311
#undef LAZY
1312
} else {
1313
#define DEFAULT(FUNC) screen->FUNC = zink_##FUNC
1314
DEFAULT(descriptor_program_init);
1315
DEFAULT(descriptor_program_deinit);
1316
DEFAULT(context_invalidate_descriptor_state);
1317
DEFAULT(batch_descriptor_init);
1318
DEFAULT(batch_descriptor_reset);
1319
DEFAULT(batch_descriptor_deinit);
1320
DEFAULT(descriptors_init);
1321
DEFAULT(descriptors_deinit);
1322
DEFAULT(descriptors_update);
1323
#undef DEFAULT
1324
}
1325
}
1326
1327
static bool
1328
check_have_device_time(struct zink_screen *screen)
1329
{
1330
uint32_t num_domains = 0;
1331
screen->vk.GetPhysicalDeviceCalibrateableTimeDomainsEXT(screen->pdev, &num_domains, NULL);
1332
assert(num_domains > 0);
1333
1334
VkTimeDomainEXT *domains = malloc(sizeof(VkTimeDomainEXT) * num_domains);
1335
screen->vk.GetPhysicalDeviceCalibrateableTimeDomainsEXT(screen->pdev, &num_domains, domains);
1336
1337
/* VK_TIME_DOMAIN_DEVICE_EXT is used for the ctx->get_timestamp hook and is the only one we really need */
1338
for (unsigned i = 0; i < num_domains; i++) {
1339
if (domains[i] == VK_TIME_DOMAIN_DEVICE_EXT) {
1340
return true;
1341
}
1342
}
1343
1344
free(domains);
1345
return false;
1346
}
1347
1348
static VKAPI_ATTR VkBool32 VKAPI_CALL
1349
zink_debug_util_callback(
1350
VkDebugUtilsMessageSeverityFlagBitsEXT messageSeverity,
1351
VkDebugUtilsMessageTypeFlagsEXT messageType,
1352
const VkDebugUtilsMessengerCallbackDataEXT *pCallbackData,
1353
void *pUserData)
1354
{
1355
const char *severity = "MSG";
1356
1357
// Pick message prefix and color to use.
1358
// Only MacOS and Linux have been tested for color support
1359
if (messageSeverity & VK_DEBUG_UTILS_MESSAGE_SEVERITY_ERROR_BIT_EXT) {
1360
severity = "ERR";
1361
} else if (messageSeverity & VK_DEBUG_UTILS_MESSAGE_SEVERITY_WARNING_BIT_EXT) {
1362
severity = "WRN";
1363
} else if (messageSeverity & VK_DEBUG_UTILS_MESSAGE_SEVERITY_INFO_BIT_EXT) {
1364
severity = "NFO";
1365
}
1366
1367
fprintf(stderr, "zink DEBUG: %s: '%s'\n", severity, pCallbackData->pMessage);
1368
return VK_FALSE;
1369
}
1370
1371
static bool
1372
create_debug(struct zink_screen *screen)
1373
{
1374
VkDebugUtilsMessengerCreateInfoEXT vkDebugUtilsMessengerCreateInfoEXT = {
1375
VK_STRUCTURE_TYPE_DEBUG_UTILS_MESSENGER_CREATE_INFO_EXT,
1376
NULL,
1377
0, // flags
1378
VK_DEBUG_UTILS_MESSAGE_SEVERITY_VERBOSE_BIT_EXT |
1379
VK_DEBUG_UTILS_MESSAGE_SEVERITY_INFO_BIT_EXT |
1380
VK_DEBUG_UTILS_MESSAGE_SEVERITY_WARNING_BIT_EXT |
1381
VK_DEBUG_UTILS_MESSAGE_SEVERITY_ERROR_BIT_EXT,
1382
VK_DEBUG_UTILS_MESSAGE_TYPE_GENERAL_BIT_EXT |
1383
VK_DEBUG_UTILS_MESSAGE_TYPE_VALIDATION_BIT_EXT |
1384
VK_DEBUG_UTILS_MESSAGE_TYPE_PERFORMANCE_BIT_EXT,
1385
zink_debug_util_callback,
1386
NULL
1387
};
1388
1389
VkDebugUtilsMessengerEXT vkDebugUtilsCallbackEXT = VK_NULL_HANDLE;
1390
1391
screen->vk.CreateDebugUtilsMessengerEXT(
1392
screen->instance,
1393
&vkDebugUtilsMessengerCreateInfoEXT,
1394
NULL,
1395
&vkDebugUtilsCallbackEXT
1396
);
1397
1398
screen->debugUtilsCallbackHandle = vkDebugUtilsCallbackEXT;
1399
1400
return true;
1401
}
1402
1403
static bool
1404
zink_internal_setup_moltenvk(struct zink_screen *screen)
1405
{
1406
#if defined(MVK_VERSION)
1407
if (!screen->instance_info.have_MVK_moltenvk)
1408
return true;
1409
1410
GET_PROC_ADDR_INSTANCE_LOCAL(screen->instance, GetMoltenVKConfigurationMVK);
1411
GET_PROC_ADDR_INSTANCE_LOCAL(screen->instance, SetMoltenVKConfigurationMVK);
1412
GET_PROC_ADDR_INSTANCE_LOCAL(screen->instance, GetVersionStringsMVK);
1413
1414
if (vk_GetVersionStringsMVK) {
1415
char molten_version[64] = {0};
1416
char vulkan_version[64] = {0};
1417
1418
vk_GetVersionStringsMVK(molten_version, sizeof(molten_version) - 1, vulkan_version, sizeof(vulkan_version) - 1);
1419
1420
printf("zink: MoltenVK %s Vulkan %s \n", molten_version, vulkan_version);
1421
}
1422
1423
if (vk_GetMoltenVKConfigurationMVK && vk_SetMoltenVKConfigurationMVK) {
1424
MVKConfiguration molten_config = {0};
1425
size_t molten_config_size = sizeof(molten_config);
1426
1427
VkResult res = vk_GetMoltenVKConfigurationMVK(screen->instance, &molten_config, &molten_config_size);
1428
if (res == VK_SUCCESS || res == VK_INCOMPLETE) {
1429
// Needed to allow MoltenVK to accept VkImageView swizzles.
1430
// Encountered when using VK_FORMAT_R8G8_UNORM
1431
molten_config.fullImageViewSwizzle = VK_TRUE;
1432
vk_SetMoltenVKConfigurationMVK(screen->instance, &molten_config, &molten_config_size);
1433
}
1434
}
1435
#endif // MVK_VERSION
1436
1437
return true;
1438
}
1439
1440
static void
1441
check_device_needs_mesa_wsi(struct zink_screen *screen)
1442
{
1443
if (
1444
/* Raspberry Pi 4 V3DV driver */
1445
(screen->info.props.vendorID == 0x14E4 &&
1446
screen->info.props.deviceID == 42) ||
1447
/* RADV */
1448
screen->info.driver_props.driverID == VK_DRIVER_ID_MESA_RADV_KHR
1449
) {
1450
screen->needs_mesa_wsi = true;
1451
} else if (screen->info.driver_props.driverID == VK_DRIVER_ID_INTEL_OPEN_SOURCE_MESA_KHR)
1452
screen->needs_mesa_flush_wsi = true;
1453
1454
}
1455
1456
static void
1457
populate_format_props(struct zink_screen *screen)
1458
{
1459
for (unsigned i = 0; i < PIPE_FORMAT_COUNT; i++) {
1460
VkFormat format = zink_get_format(screen, i);
1461
if (!format)
1462
continue;
1463
if (screen->vk.GetPhysicalDeviceFormatProperties2) {
1464
VkFormatProperties2 props = {0};
1465
props.sType = VK_STRUCTURE_TYPE_FORMAT_PROPERTIES_2;
1466
1467
VkDrmFormatModifierPropertiesListEXT mod_props;
1468
VkDrmFormatModifierPropertiesEXT mods[128];
1469
if (screen->info.have_EXT_image_drm_format_modifier) {
1470
mod_props.sType = VK_STRUCTURE_TYPE_DRM_FORMAT_MODIFIER_PROPERTIES_LIST_EXT;
1471
mod_props.pNext = NULL;
1472
mod_props.drmFormatModifierCount = ARRAY_SIZE(mods);
1473
mod_props.pDrmFormatModifierProperties = mods;
1474
props.pNext = &mod_props;
1475
}
1476
screen->vk.GetPhysicalDeviceFormatProperties2(screen->pdev, format, &props);
1477
screen->format_props[i] = props.formatProperties;
1478
if (screen->info.have_EXT_image_drm_format_modifier && mod_props.drmFormatModifierCount) {
1479
screen->modifier_props[i].drmFormatModifierCount = mod_props.drmFormatModifierCount;
1480
screen->modifier_props[i].pDrmFormatModifierProperties = ralloc_array(screen, VkDrmFormatModifierPropertiesEXT, mod_props.drmFormatModifierCount);
1481
if (mod_props.pDrmFormatModifierProperties) {
1482
for (unsigned j = 0; j < mod_props.drmFormatModifierCount; j++)
1483
screen->modifier_props[i].pDrmFormatModifierProperties[j] = mod_props.pDrmFormatModifierProperties[j];
1484
}
1485
}
1486
} else
1487
vkGetPhysicalDeviceFormatProperties(screen->pdev, format, &screen->format_props[i]);
1488
}
1489
}
1490
1491
bool
1492
zink_screen_init_semaphore(struct zink_screen *screen)
1493
{
1494
VkSemaphoreCreateInfo sci = {0};
1495
VkSemaphoreTypeCreateInfo tci = {0};
1496
VkSemaphore sem;
1497
sci.pNext = &tci;
1498
sci.sType = VK_STRUCTURE_TYPE_SEMAPHORE_CREATE_INFO;
1499
tci.sType = VK_STRUCTURE_TYPE_SEMAPHORE_TYPE_CREATE_INFO;
1500
tci.semaphoreType = VK_SEMAPHORE_TYPE_TIMELINE;
1501
1502
if (vkCreateSemaphore(screen->dev, &sci, NULL, &sem) == VK_SUCCESS) {
1503
/* semaphore signal values can never decrease,
1504
* so we need a new semaphore anytime we overflow
1505
*/
1506
if (screen->prev_sem)
1507
vkDestroySemaphore(screen->dev, screen->prev_sem, NULL);
1508
screen->prev_sem = screen->sem;
1509
screen->sem = sem;
1510
return true;
1511
}
1512
screen->info.have_KHR_timeline_semaphore = false;
1513
return false;
1514
}
1515
1516
bool
1517
zink_screen_timeline_wait(struct zink_screen *screen, uint32_t batch_id, uint64_t timeout)
1518
{
1519
VkSemaphoreWaitInfo wi = {0};
1520
1521
if (zink_screen_check_last_finished(screen, batch_id))
1522
return true;
1523
1524
wi.sType = VK_STRUCTURE_TYPE_SEMAPHORE_WAIT_INFO;
1525
wi.semaphoreCount = 1;
1526
/* handle batch_id overflow */
1527
wi.pSemaphores = batch_id > screen->curr_batch ? &screen->prev_sem : &screen->sem;
1528
uint64_t batch_id64 = batch_id;
1529
wi.pValues = &batch_id64;
1530
bool success = false;
1531
if (screen->device_lost)
1532
return true;
1533
VkResult ret = screen->vk.WaitSemaphores(screen->dev, &wi, timeout);
1534
success = zink_screen_handle_vkresult(screen, ret);
1535
1536
if (success)
1537
zink_screen_update_last_finished(screen, batch_id);
1538
1539
return success;
1540
}
1541
1542
struct noop_submit_info {
1543
struct zink_screen *screen;
1544
VkFence fence;
1545
};
1546
1547
static void
1548
noop_submit(void *data, void *gdata, int thread_index)
1549
{
1550
struct noop_submit_info *n = data;
1551
VkSubmitInfo si = {0};
1552
si.sType = VK_STRUCTURE_TYPE_SUBMIT_INFO;
1553
if (vkQueueSubmit(n->screen->threaded ? n->screen->thread_queue : n->screen->queue,
1554
1, &si, n->fence) != VK_SUCCESS) {
1555
debug_printf("ZINK: vkQueueSubmit() failed\n");
1556
n->screen->device_lost = true;
1557
}
1558
}
1559
1560
bool
1561
zink_screen_batch_id_wait(struct zink_screen *screen, uint32_t batch_id, uint64_t timeout)
1562
{
1563
if (zink_screen_check_last_finished(screen, batch_id))
1564
return true;
1565
1566
if (screen->info.have_KHR_timeline_semaphore)
1567
return zink_screen_timeline_wait(screen, batch_id, timeout);
1568
1569
if (!timeout)
1570
return false;
1571
1572
uint32_t new_id = 0;
1573
while (!new_id)
1574
new_id = p_atomic_inc_return(&screen->curr_batch);
1575
VkResult ret;
1576
struct noop_submit_info n;
1577
uint64_t abs_timeout = os_time_get_absolute_timeout(timeout);
1578
uint64_t remaining = PIPE_TIMEOUT_INFINITE;
1579
VkFenceCreateInfo fci = {0};
1580
struct util_queue_fence fence;
1581
util_queue_fence_init(&fence);
1582
fci.sType = VK_STRUCTURE_TYPE_FENCE_CREATE_INFO;
1583
1584
if (vkCreateFence(screen->dev, &fci, NULL, &n.fence) != VK_SUCCESS)
1585
return false;
1586
1587
n.screen = screen;
1588
if (screen->threaded) {
1589
/* must use thread dispatch for sanity */
1590
util_queue_add_job(&screen->flush_queue, &n, &fence, noop_submit, NULL, 0);
1591
util_queue_fence_wait(&fence);
1592
} else {
1593
noop_submit(&n, NULL, 0);
1594
}
1595
if (timeout != PIPE_TIMEOUT_INFINITE) {
1596
int64_t time_ns = os_time_get_nano();
1597
remaining = abs_timeout > time_ns ? abs_timeout - time_ns : 0;
1598
}
1599
1600
if (remaining)
1601
ret = vkWaitForFences(screen->dev, 1, &n.fence, VK_TRUE, remaining);
1602
else
1603
ret = vkGetFenceStatus(screen->dev, n.fence);
1604
vkDestroyFence(screen->dev, n.fence, NULL);
1605
bool success = zink_screen_handle_vkresult(screen, ret);
1606
1607
if (success)
1608
zink_screen_update_last_finished(screen, new_id);
1609
1610
return success;
1611
}
1612
1613
static uint32_t
1614
zink_get_loader_version(void)
1615
{
1616
1617
uint32_t loader_version = VK_API_VERSION_1_0;
1618
1619
// Get the Loader version
1620
GET_PROC_ADDR_INSTANCE_LOCAL(NULL, EnumerateInstanceVersion);
1621
if (vk_EnumerateInstanceVersion) {
1622
uint32_t loader_version_temp = VK_API_VERSION_1_0;
1623
if (VK_SUCCESS == (*vk_EnumerateInstanceVersion)(&loader_version_temp)) {
1624
loader_version = loader_version_temp;
1625
}
1626
}
1627
1628
return loader_version;
1629
}
1630
1631
static void
1632
zink_query_memory_info(struct pipe_screen *pscreen, struct pipe_memory_info *info)
1633
{
1634
struct zink_screen *screen = zink_screen(pscreen);
1635
memset(info, 0, sizeof(struct pipe_memory_info));
1636
if (screen->info.have_EXT_memory_budget && screen->vk.GetPhysicalDeviceMemoryProperties2) {
1637
VkPhysicalDeviceMemoryProperties2 mem = {0};
1638
mem.sType = VK_STRUCTURE_TYPE_PHYSICAL_DEVICE_MEMORY_PROPERTIES_2;
1639
1640
VkPhysicalDeviceMemoryBudgetPropertiesEXT budget = {0};
1641
budget.sType = VK_STRUCTURE_TYPE_PHYSICAL_DEVICE_MEMORY_BUDGET_PROPERTIES_EXT;
1642
mem.pNext = &budget;
1643
screen->vk.GetPhysicalDeviceMemoryProperties2(screen->pdev, &mem);
1644
1645
for (unsigned i = 0; i < mem.memoryProperties.memoryHeapCount; i++) {
1646
if (mem.memoryProperties.memoryHeaps[i].flags & VK_MEMORY_PROPERTY_DEVICE_LOCAL_BIT) {
1647
/* VRAM */
1648
info->total_device_memory += mem.memoryProperties.memoryHeaps[i].size / 1024;
1649
info->avail_device_memory += (budget.heapBudget[i] - budget.heapUsage[i]) / 1024;
1650
} else {
1651
/* GART */
1652
info->total_staging_memory += mem.memoryProperties.memoryHeaps[i].size / 1024;
1653
info->avail_staging_memory += (budget.heapBudget[i] - budget.heapUsage[i]) / 1024;
1654
}
1655
}
1656
/* evictions not yet supported in vulkan */
1657
} else {
1658
for (unsigned i = 0; i < screen->info.mem_props.memoryHeapCount; i++) {
1659
if (screen->info.mem_props.memoryHeaps[i].flags & VK_MEMORY_PROPERTY_DEVICE_LOCAL_BIT) {
1660
/* VRAM */
1661
info->total_device_memory += screen->info.mem_props.memoryHeaps[i].size / 1024;
1662
/* free real estate! */
1663
info->avail_device_memory += info->total_device_memory;
1664
} else {
1665
/* GART */
1666
info->total_staging_memory += screen->info.mem_props.memoryHeaps[i].size / 1024;
1667
/* free real estate! */
1668
info->avail_staging_memory += info->total_staging_memory;
1669
}
1670
}
1671
}
1672
}
1673
1674
static VkDevice
1675
zink_create_logical_device(struct zink_screen *screen)
1676
{
1677
VkDevice dev = VK_NULL_HANDLE;
1678
1679
VkDeviceQueueCreateInfo qci = {0};
1680
float dummy = 0.0f;
1681
qci.sType = VK_STRUCTURE_TYPE_DEVICE_QUEUE_CREATE_INFO;
1682
qci.queueFamilyIndex = screen->gfx_queue;
1683
qci.queueCount = screen->threaded && screen->max_queues > 1 ? 2 : 1;
1684
qci.pQueuePriorities = &dummy;
1685
1686
VkDeviceCreateInfo dci = {0};
1687
dci.sType = VK_STRUCTURE_TYPE_DEVICE_CREATE_INFO;
1688
dci.queueCreateInfoCount = 1;
1689
dci.pQueueCreateInfos = &qci;
1690
/* extensions don't have bool members in pEnabledFeatures.
1691
* this requires us to pass the whole VkPhysicalDeviceFeatures2 struct
1692
*/
1693
if (screen->info.feats.sType == VK_STRUCTURE_TYPE_PHYSICAL_DEVICE_FEATURES_2) {
1694
dci.pNext = &screen->info.feats;
1695
} else {
1696
dci.pEnabledFeatures = &screen->info.feats.features;
1697
}
1698
1699
dci.ppEnabledExtensionNames = screen->info.extensions;
1700
dci.enabledExtensionCount = screen->info.num_extensions;
1701
1702
vkCreateDevice(screen->pdev, &dci, NULL, &dev);
1703
return dev;
1704
}
1705
1706
static void
1707
pre_hash_descriptor_states(struct zink_screen *screen)
1708
{
1709
VkImageViewCreateInfo null_info = {.sType = VK_STRUCTURE_TYPE_IMAGE_VIEW_CREATE_INFO};
1710
VkBufferViewCreateInfo null_binfo = {.sType = VK_STRUCTURE_TYPE_BUFFER_VIEW_CREATE_INFO};
1711
screen->null_descriptor_hashes.image_view = _mesa_hash_data(&null_info, sizeof(VkImageViewCreateInfo));
1712
screen->null_descriptor_hashes.buffer_view = _mesa_hash_data(&null_binfo, sizeof(VkBufferViewCreateInfo));
1713
}
1714
1715
static void
1716
check_base_requirements(struct zink_screen *screen)
1717
{
1718
if (!screen->info.feats.features.logicOp ||
1719
!screen->info.feats.features.fillModeNonSolid ||
1720
!screen->info.feats.features.wideLines ||
1721
!screen->info.feats.features.largePoints ||
1722
!screen->info.feats.features.alphaToOne ||
1723
!screen->info.feats.features.shaderClipDistance ||
1724
!(screen->info.feats12.scalarBlockLayout ||
1725
screen->info.have_EXT_scalar_block_layout) ||
1726
!screen->info.have_KHR_maintenance1 ||
1727
!screen->info.have_EXT_custom_border_color ||
1728
!screen->info.have_EXT_line_rasterization ||
1729
!screen->info.line_rast_feats.rectangularLines ||
1730
!screen->info.line_rast_feats.bresenhamLines ||
1731
!screen->info.line_rast_feats.smoothLines ||
1732
!screen->info.line_rast_feats.stippledRectangularLines ||
1733
!screen->info.line_rast_feats.stippledBresenhamLines ||
1734
!screen->info.line_rast_feats.stippledSmoothLines) {
1735
fprintf(stderr, "WARNING: Some incorrect rendering "
1736
"might occur because the selected Vulkan device (%s) doesn't support "
1737
"base Zink requirements: ", screen->info.props.deviceName);
1738
#define CHECK_OR_PRINT(X) \
1739
if (!screen->info.X) \
1740
fprintf(stderr, "%s ", #X)
1741
CHECK_OR_PRINT(feats.features.logicOp);
1742
CHECK_OR_PRINT(feats.features.fillModeNonSolid);
1743
CHECK_OR_PRINT(feats.features.wideLines);
1744
CHECK_OR_PRINT(feats.features.largePoints);
1745
CHECK_OR_PRINT(feats.features.alphaToOne);
1746
CHECK_OR_PRINT(feats.features.shaderClipDistance);
1747
if (!screen->info.feats12.scalarBlockLayout && !screen->info.have_EXT_scalar_block_layout)
1748
printf("scalarBlockLayout OR EXT_scalar_block_layout ");
1749
CHECK_OR_PRINT(have_KHR_maintenance1);
1750
CHECK_OR_PRINT(have_EXT_custom_border_color);
1751
CHECK_OR_PRINT(have_EXT_line_rasterization);
1752
if (screen->info.have_EXT_line_rasterization) {
1753
CHECK_OR_PRINT(line_rast_feats.rectangularLines);
1754
CHECK_OR_PRINT(line_rast_feats.bresenhamLines);
1755
CHECK_OR_PRINT(line_rast_feats.smoothLines);
1756
CHECK_OR_PRINT(line_rast_feats.stippledRectangularLines);
1757
CHECK_OR_PRINT(line_rast_feats.stippledBresenhamLines);
1758
CHECK_OR_PRINT(line_rast_feats.stippledSmoothLines);
1759
}
1760
fprintf(stderr, "\n");
1761
}
1762
}
1763
1764
static void
1765
zink_get_sample_pixel_grid(struct pipe_screen *pscreen, unsigned sample_count,
1766
unsigned *width, unsigned *height)
1767
{
1768
struct zink_screen *screen = zink_screen(pscreen);
1769
unsigned idx = util_logbase2_ceil(MAX2(sample_count, 1));
1770
assert(idx < ARRAY_SIZE(screen->maxSampleLocationGridSize));
1771
*width = screen->maxSampleLocationGridSize[idx].width;
1772
*height = screen->maxSampleLocationGridSize[idx].height;
1773
}
1774
1775
static struct zink_screen *
1776
zink_internal_create_screen(const struct pipe_screen_config *config)
1777
{
1778
struct zink_screen *screen = rzalloc(NULL, struct zink_screen);
1779
if (!screen)
1780
return NULL;
1781
1782
util_cpu_detect();
1783
screen->threaded = util_get_cpu_caps()->nr_cpus > 1 && debug_get_bool_option("GALLIUM_THREAD", util_get_cpu_caps()->nr_cpus > 1);
1784
if (screen->threaded)
1785
util_queue_init(&screen->flush_queue, "zfq", 8, 1, UTIL_QUEUE_INIT_RESIZE_IF_FULL, NULL);
1786
1787
zink_debug = debug_get_option_zink_debug();
1788
screen->descriptor_mode = debug_get_option_zink_descriptor_mode();
1789
if (util_bitcount(screen->descriptor_mode) > 1) {
1790
printf("Specify exactly one descriptor mode.\n");
1791
abort();
1792
}
1793
1794
screen->instance_info.loader_version = zink_get_loader_version();
1795
screen->instance = zink_create_instance(&screen->instance_info);
1796
1797
if (!screen->instance)
1798
goto fail;
1799
1800
vk_instance_dispatch_table_load(&screen->vk.instance, &vkGetInstanceProcAddr, screen->instance);
1801
vk_physical_device_dispatch_table_load(&screen->vk.physical_device, &vkGetInstanceProcAddr, screen->instance);
1802
1803
zink_verify_instance_extensions(screen);
1804
1805
if (screen->instance_info.have_EXT_debug_utils &&
1806
(zink_debug & ZINK_DEBUG_VALIDATION) && !create_debug(screen))
1807
debug_printf("ZINK: failed to setup debug utils\n");
1808
1809
choose_pdev(screen);
1810
if (screen->pdev == VK_NULL_HANDLE)
1811
goto fail;
1812
1813
update_queue_props(screen);
1814
1815
screen->have_X8_D24_UNORM_PACK32 = zink_is_depth_format_supported(screen,
1816
VK_FORMAT_X8_D24_UNORM_PACK32);
1817
screen->have_D24_UNORM_S8_UINT = zink_is_depth_format_supported(screen,
1818
VK_FORMAT_D24_UNORM_S8_UINT);
1819
1820
if (!zink_get_physical_device_info(screen)) {
1821
debug_printf("ZINK: failed to detect features\n");
1822
goto fail;
1823
}
1824
1825
/* Some Vulkan implementations have special requirements for WSI
1826
* allocations.
1827
*/
1828
check_device_needs_mesa_wsi(screen);
1829
1830
zink_internal_setup_moltenvk(screen);
1831
1832
screen->dev = zink_create_logical_device(screen);
1833
if (!screen->dev) {
1834
debug_printf("ZINK: failed to init: no logical device\n");
1835
goto fail;
1836
}
1837
1838
init_queue(screen);
1839
if (screen->info.driver_props.driverID == VK_DRIVER_ID_MESA_RADV ||
1840
screen->info.driver_props.driverID == VK_DRIVER_ID_AMD_OPEN_SOURCE ||
1841
screen->info.driver_props.driverID == VK_DRIVER_ID_AMD_PROPRIETARY)
1842
/* this has bad perf on AMD */
1843
screen->info.have_KHR_push_descriptor = false;
1844
1845
vk_device_dispatch_table_load(&screen->vk.device, &vkGetDeviceProcAddr, screen->dev);
1846
1847
zink_verify_device_extensions(screen);
1848
1849
if (screen->info.have_EXT_calibrated_timestamps && !check_have_device_time(screen))
1850
goto fail;
1851
1852
screen->have_triangle_fans = true;
1853
#if defined(VK_EXTX_PORTABILITY_SUBSET_EXTENSION_NAME)
1854
if (screen->info.have_EXTX_portability_subset) {
1855
screen->have_triangle_fans = (VK_TRUE == screen->info.portability_subset_extx_feats.triangleFans);
1856
}
1857
#endif // VK_EXTX_PORTABILITY_SUBSET_EXTENSION_NAME
1858
1859
check_base_requirements(screen);
1860
util_live_shader_cache_init(&screen->shaders, zink_create_gfx_shader_state, zink_delete_shader_state);
1861
1862
screen->base.get_name = zink_get_name;
1863
screen->base.get_vendor = zink_get_vendor;
1864
screen->base.get_device_vendor = zink_get_device_vendor;
1865
screen->base.get_compute_param = zink_get_compute_param;
1866
screen->base.query_memory_info = zink_query_memory_info;
1867
screen->base.get_param = zink_get_param;
1868
screen->base.get_paramf = zink_get_paramf;
1869
screen->base.get_shader_param = zink_get_shader_param;
1870
screen->base.get_compiler_options = zink_get_compiler_options;
1871
screen->base.get_sample_pixel_grid = zink_get_sample_pixel_grid;
1872
screen->base.is_format_supported = zink_is_format_supported;
1873
screen->base.context_create = zink_context_create;
1874
screen->base.flush_frontbuffer = zink_flush_frontbuffer;
1875
screen->base.destroy = zink_destroy_screen;
1876
screen->base.finalize_nir = zink_shader_finalize;
1877
1878
if (screen->info.have_EXT_sample_locations) {
1879
VkMultisamplePropertiesEXT prop;
1880
prop.sType = VK_STRUCTURE_TYPE_MULTISAMPLE_PROPERTIES_EXT;
1881
prop.pNext = NULL;
1882
for (unsigned i = 0; i < ARRAY_SIZE(screen->maxSampleLocationGridSize); i++) {
1883
if (screen->info.sample_locations_props.sampleLocationSampleCounts & (1 << i)) {
1884
screen->vk.GetPhysicalDeviceMultisamplePropertiesEXT(screen->pdev, 1 << i, &prop);
1885
screen->maxSampleLocationGridSize[i] = prop.maxSampleLocationGridSize;
1886
}
1887
}
1888
}
1889
1890
if (!zink_screen_resource_init(&screen->base))
1891
goto fail;
1892
zink_screen_fence_init(&screen->base);
1893
1894
zink_screen_init_compiler(screen);
1895
disk_cache_init(screen);
1896
populate_format_props(screen);
1897
pre_hash_descriptor_states(screen);
1898
1899
slab_create_parent(&screen->transfer_pool, sizeof(struct zink_transfer), 16);
1900
1901
#if WITH_XMLCONFIG
1902
if (config)
1903
screen->driconf.dual_color_blend_by_location = driQueryOptionb(config->options, "dual_color_blend_by_location");
1904
//screen->driconf.inline_uniforms = driQueryOptionb(config->options, "radeonsi_inline_uniforms");
1905
#endif
1906
screen->driconf.inline_uniforms = debug_get_bool_option("ZINK_INLINE_UNIFORMS", false);
1907
1908
screen->total_video_mem = get_video_mem(screen);
1909
if (!os_get_total_physical_memory(&screen->total_mem))
1910
goto fail;
1911
if (screen->info.have_KHR_timeline_semaphore)
1912
zink_screen_init_semaphore(screen);
1913
1914
simple_mtx_init(&screen->surface_mtx, mtx_plain);
1915
simple_mtx_init(&screen->bufferview_mtx, mtx_plain);
1916
simple_mtx_init(&screen->framebuffer_mtx, mtx_plain);
1917
1918
_mesa_hash_table_init(&screen->framebuffer_cache, screen, hash_framebuffer_state, equals_framebuffer_state);
1919
_mesa_hash_table_init(&screen->surface_cache, screen, NULL, equals_ivci);
1920
_mesa_hash_table_init(&screen->bufferview_cache, screen, NULL, equals_bvci);
1921
1922
zink_screen_init_descriptor_funcs(screen, false);
1923
util_idalloc_mt_init_tc(&screen->buffer_ids);
1924
1925
return screen;
1926
1927
fail:
1928
ralloc_free(screen);
1929
return NULL;
1930
}
1931
1932
struct pipe_screen *
1933
zink_create_screen(struct sw_winsys *winsys)
1934
{
1935
struct zink_screen *ret = zink_internal_create_screen(NULL);
1936
if (ret)
1937
ret->winsys = winsys;
1938
1939
return &ret->base;
1940
}
1941
1942
struct pipe_screen *
1943
zink_drm_create_screen(int fd, const struct pipe_screen_config *config)
1944
{
1945
struct zink_screen *ret = zink_internal_create_screen(config);
1946
1947
if (ret && !ret->info.have_KHR_external_memory_fd) {
1948
debug_printf("ZINK: KHR_external_memory_fd required!\n");
1949
zink_destroy_screen(&ret->base);
1950
return NULL;
1951
}
1952
1953
return &ret->base;
1954
}
1955
1956
void zink_stub_function_not_loaded()
1957
{
1958
/* this will be used by the zink_verify_*_extensions() functions on a
1959
* release build
1960
*/
1961
mesa_loge("ZINK: a Vulkan function was called without being loaded");
1962
abort();
1963
}
1964
1965