Path: blob/master/arch/arm/mach-ixp2000/include/mach/irqs.h
10820 views
/*1* arch/arm/mach-ixp2000/include/mach/irqs.h2*3* Original Author: Naeem Afzal <[email protected]>4* Maintainer: Deepak Saxena <[email protected]>5*6* Copyright (C) 2002 Intel Corp.7* Copyright (C) 2003-2004 MontaVista Software, Inc.8*9* This program is free software; you can redistribute it and/or modify10* it under the terms of the GNU General Public License version 2 as11* published by the Free Software Foundation.12*/1314#ifndef _IRQS_H15#define _IRQS_H1617/*18* Do NOT add #ifdef MACHINE_FOO in here.19* Simpy add your machine IRQs here and increase NR_IRQS if needed to20* hold your machine's IRQ table.21*/2223/*24* Some interrupt numbers go unused b/c the IRQ mask/ummask/status25* register has those bit reserved. We just mark those interrupts26* as invalid and this allows us to do mask/unmask with a single27* shift operation instead of having to map the IRQ number to28* a HW IRQ number.29*/30#define IRQ_IXP2000_SOFT_INT 0 /* soft interrupt */31#define IRQ_IXP2000_ERRSUM 1 /* OR of all bits in ErrorStatus reg*/32#define IRQ_IXP2000_UART 233#define IRQ_IXP2000_GPIO 334#define IRQ_IXP2000_TIMER1 435#define IRQ_IXP2000_TIMER2 536#define IRQ_IXP2000_TIMER3 637#define IRQ_IXP2000_TIMER4 738#define IRQ_IXP2000_PMU 839#define IRQ_IXP2000_SPF 9 /* Slow port framer IRQ */40#define IRQ_IXP2000_DMA1 1041#define IRQ_IXP2000_DMA2 1142#define IRQ_IXP2000_DMA3 1243#define IRQ_IXP2000_PCI_DOORBELL 1344#define IRQ_IXP2000_ME_ATTN 1445#define IRQ_IXP2000_PCI 15 /* PCI INTA or INTB */46#define IRQ_IXP2000_THDA0 16 /* thread 0-31A */47#define IRQ_IXP2000_THDA1 17 /* thread 32-63A, IXP2800 only */48#define IRQ_IXP2000_THDA2 18 /* thread 64-95A */49#define IRQ_IXP2000_THDA3 19 /* thread 96-127A, IXP2800 only */50#define IRQ_IXP2000_THDB0 24 /* thread 0-31B */51#define IRQ_IXP2000_THDB1 25 /* thread 32-63B, IXP2800 only */52#define IRQ_IXP2000_THDB2 26 /* thread 64-95B */53#define IRQ_IXP2000_THDB3 27 /* thread 96-127B, IXP2800 only */5455/* define generic GPIOs */56#define IRQ_IXP2000_GPIO0 3257#define IRQ_IXP2000_GPIO1 3358#define IRQ_IXP2000_GPIO2 3459#define IRQ_IXP2000_GPIO3 3560#define IRQ_IXP2000_GPIO4 3661#define IRQ_IXP2000_GPIO5 3762#define IRQ_IXP2000_GPIO6 3863#define IRQ_IXP2000_GPIO7 396465/* split off the 2 PCI sources */66#define IRQ_IXP2000_PCIA 4067#define IRQ_IXP2000_PCIB 416869/* Int sources from IRQ_ERROR_STATUS */70#define IRQ_IXP2000_DRAM0_MIN_ERR 4271#define IRQ_IXP2000_DRAM0_MAJ_ERR 4372#define IRQ_IXP2000_DRAM1_MIN_ERR 4473#define IRQ_IXP2000_DRAM1_MAJ_ERR 4574#define IRQ_IXP2000_DRAM2_MIN_ERR 4675#define IRQ_IXP2000_DRAM2_MAJ_ERR 4776/* 48-57 reserved */77#define IRQ_IXP2000_SRAM0_ERR 5878#define IRQ_IXP2000_SRAM1_ERR 5979#define IRQ_IXP2000_SRAM2_ERR 6080#define IRQ_IXP2000_SRAM3_ERR 6181/* 62-65 reserved */82#define IRQ_IXP2000_MEDIA_ERR 6683#define IRQ_IXP2000_PCI_ERR 6784#define IRQ_IXP2000_SP_INT 688586#define NR_IXP2000_IRQS 698788#define IXP2000_BOARD_IRQ(x) (NR_IXP2000_IRQS + (x))8990#define IXP2000_BOARD_IRQ_MASK(irq) (1 << (irq - NR_IXP2000_IRQS))9192#define IXP2000_ERR_IRQ_MASK(irq) ( 1 << (irq - IRQ_IXP2000_DRAM0_MIN_ERR))93#define IXP2000_VALID_ERR_IRQ_MASK (\94IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM0_MIN_ERR) | \95IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM0_MAJ_ERR) | \96IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM1_MIN_ERR) | \97IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM1_MAJ_ERR) | \98IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM2_MIN_ERR) | \99IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM2_MAJ_ERR) | \100IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SRAM0_ERR) | \101IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SRAM1_ERR) | \102IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SRAM2_ERR) | \103IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SRAM3_ERR) | \104IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_MEDIA_ERR) | \105IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_PCI_ERR) | \106IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SP_INT) )107108/*109* This allows for all the on-chip sources plus up to 32 CPLD based110* IRQs. Should be more than enough.111*/112#define IXP2000_BOARD_IRQS 32113#define NR_IRQS (NR_IXP2000_IRQS + IXP2000_BOARD_IRQS)114115116/*117* IXDP2400 specific IRQs118*/119#define IRQ_IXDP2400_INGRESS_NPU IXP2000_BOARD_IRQ(0)120#define IRQ_IXDP2400_ENET IXP2000_BOARD_IRQ(1)121#define IRQ_IXDP2400_MEDIA_PCI IXP2000_BOARD_IRQ(2)122#define IRQ_IXDP2400_MEDIA_SP IXP2000_BOARD_IRQ(3)123#define IRQ_IXDP2400_SF_PCI IXP2000_BOARD_IRQ(4)124#define IRQ_IXDP2400_SF_SP IXP2000_BOARD_IRQ(5)125#define IRQ_IXDP2400_PMC IXP2000_BOARD_IRQ(6)126#define IRQ_IXDP2400_TVM IXP2000_BOARD_IRQ(7)127128#define NR_IXDP2400_IRQS ((IRQ_IXDP2400_TVM)+1)129#define IXDP2400_NR_IRQS NR_IXDP2400_IRQS - NR_IXP2000_IRQS130131/* IXDP2800 specific IRQs */132#define IRQ_IXDP2800_EGRESS_ENET IXP2000_BOARD_IRQ(0)133#define IRQ_IXDP2800_INGRESS_NPU IXP2000_BOARD_IRQ(1)134#define IRQ_IXDP2800_PMC IXP2000_BOARD_IRQ(2)135#define IRQ_IXDP2800_FABRIC_PCI IXP2000_BOARD_IRQ(3)136#define IRQ_IXDP2800_FABRIC IXP2000_BOARD_IRQ(4)137#define IRQ_IXDP2800_MEDIA IXP2000_BOARD_IRQ(5)138139#define NR_IXDP2800_IRQS ((IRQ_IXDP2800_MEDIA)+1)140#define IXDP2800_NR_IRQS NR_IXDP2800_IRQS - NR_IXP2000_IRQS141142/*143* IRQs on both IXDP2x01 boards144*/145#define IRQ_IXDP2X01_SPCI_DB_0 IXP2000_BOARD_IRQ(2)146#define IRQ_IXDP2X01_SPCI_DB_1 IXP2000_BOARD_IRQ(3)147#define IRQ_IXDP2X01_SPCI_PMC_INTA IXP2000_BOARD_IRQ(4)148#define IRQ_IXDP2X01_SPCI_PMC_INTB IXP2000_BOARD_IRQ(5)149#define IRQ_IXDP2X01_SPCI_PMC_INTC IXP2000_BOARD_IRQ(6)150#define IRQ_IXDP2X01_SPCI_PMC_INTD IXP2000_BOARD_IRQ(7)151#define IRQ_IXDP2X01_SPCI_FIC_INT IXP2000_BOARD_IRQ(8)152#define IRQ_IXDP2X01_IPMI_FROM IXP2000_BOARD_IRQ(16)153#define IRQ_IXDP2X01_125US IXP2000_BOARD_IRQ(17)154#define IRQ_IXDP2X01_DB_0_ADD IXP2000_BOARD_IRQ(18)155#define IRQ_IXDP2X01_DB_1_ADD IXP2000_BOARD_IRQ(19)156#define IRQ_IXDP2X01_UART1 IXP2000_BOARD_IRQ(21)157#define IRQ_IXDP2X01_UART2 IXP2000_BOARD_IRQ(22)158#define IRQ_IXDP2X01_FIC_ADD_INT IXP2000_BOARD_IRQ(24)159#define IRQ_IXDP2X01_CS8900 IXP2000_BOARD_IRQ(25)160#define IRQ_IXDP2X01_BBSRAM IXP2000_BOARD_IRQ(26)161162#define IXDP2X01_VALID_IRQ_MASK ( \163IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_DB_0) | \164IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_DB_1) | \165IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_PMC_INTA) | \166IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_PMC_INTB) | \167IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_PMC_INTC) | \168IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_PMC_INTD) | \169IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_FIC_INT) | \170IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_IPMI_FROM) | \171IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_125US) | \172IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_DB_0_ADD) | \173IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_DB_1_ADD) | \174IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_UART1) | \175IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_UART2) | \176IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_FIC_ADD_INT) | \177IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_CS8900) | \178IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_BBSRAM) )179180/*181* IXDP2401 specific IRQs182*/183#define IRQ_IXDP2401_INTA_82546 IXP2000_BOARD_IRQ(0)184#define IRQ_IXDP2401_INTB_82546 IXP2000_BOARD_IRQ(1)185186#define IXDP2401_VALID_IRQ_MASK ( \187IXDP2X01_VALID_IRQ_MASK | \188IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2401_INTA_82546) |\189IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2401_INTB_82546))190191/*192* IXDP2801-specific IRQs193*/194#define IRQ_IXDP2801_RIV IXP2000_BOARD_IRQ(0)195#define IRQ_IXDP2801_CNFG_MEDIA IXP2000_BOARD_IRQ(27)196#define IRQ_IXDP2801_CLOCK_REF IXP2000_BOARD_IRQ(28)197198#define IXDP2801_VALID_IRQ_MASK ( \199IXDP2X01_VALID_IRQ_MASK | \200IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2801_RIV) |\201IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2801_CNFG_MEDIA) |\202IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2801_CLOCK_REF))203204#define NR_IXDP2X01_IRQS ((IRQ_IXDP2801_CLOCK_REF) + 1)205206#endif /*_IRQS_H*/207208209