Path: blob/master/arch/blackfin/include/asm/cplbinit.h
15126 views
/*1* Common CPLB definitions for CPLB init2*3* Copyright 2006-2008 Analog Devices Inc.4*5* Licensed under the GPL-2 or later.6*/78#ifndef __ASM_CPLBINIT_H__9#define __ASM_CPLBINIT_H__1011#include <asm/blackfin.h>12#include <asm/cplb.h>13#include <linux/threads.h>1415#ifdef CONFIG_CPLB_SWITCH_TAB_L116# define PDT_ATTR __attribute__((l1_data))17#else18# define PDT_ATTR19#endif2021struct cplb_entry {22unsigned long data, addr;23};2425struct cplb_boundary {26unsigned long eaddr; /* End of this region. */27unsigned long data; /* CPLB data value. */28};2930extern struct cplb_boundary dcplb_bounds[];31extern struct cplb_boundary icplb_bounds[];32extern int dcplb_nr_bounds, icplb_nr_bounds;3334extern struct cplb_entry dcplb_tbl[NR_CPUS][MAX_CPLBS];35extern struct cplb_entry icplb_tbl[NR_CPUS][MAX_CPLBS];36extern int first_switched_icplb;37extern int first_switched_dcplb;3839extern int nr_dcplb_miss[], nr_icplb_miss[], nr_icplb_supv_miss[];40extern int nr_dcplb_prot[], nr_cplb_flush[];4142#ifdef CONFIG_MPU4344extern int first_mask_dcplb;4546extern int page_mask_order;47extern int page_mask_nelts;4849extern unsigned long *current_rwx_mask[NR_CPUS];5051extern void flush_switched_cplbs(unsigned int);52extern void set_mask_dcplbs(unsigned long *, unsigned int);5354extern void __noreturn panic_cplb_error(int seqstat, struct pt_regs *);5556#endif /* CONFIG_MPU */5758extern void bfin_icache_init(struct cplb_entry *icplb_tbl);59extern void bfin_dcache_init(struct cplb_entry *icplb_tbl);6061#if defined(CONFIG_BFIN_DCACHE) || defined(CONFIG_BFIN_ICACHE)62extern void generate_cplb_tables_all(void);63extern void generate_cplb_tables_cpu(unsigned int cpu);64#endif65#endif666768