CoCalc -- defBF527.h

GitHub Repository: awilliam/linux-vfio
Path: blob/master/arch/blackfin/mach-bf527/include/mach/defBF527.h
¹⁰⁸²⁰ views
1
/*
2
 * Copyright 2007-2010 Analog Devices Inc.
3
 *
4
 * Licensed under the ADI BSD license or the GPL-2 (or later)
5
 */
6

7
#ifndef _DEF_BF527_H
8
#define _DEF_BF527_H
9

10
/* BF527 is BF525 + EMAC */
11
#include "defBF525.h"
12

13
/* 10/100 Ethernet Controller	(0xFFC03000 - 0xFFC031FF) */
14

15
#define EMAC_OPMODE             0xFFC03000       /* Operating Mode Register                              */
16
#define EMAC_ADDRLO             0xFFC03004       /* Address Low (32 LSBs) Register                       */
17
#define EMAC_ADDRHI             0xFFC03008       /* Address High (16 MSBs) Register                      */
18
#define EMAC_HASHLO             0xFFC0300C       /* Multicast Hash Table Low (Bins 31-0) Register        */
19
#define EMAC_HASHHI             0xFFC03010       /* Multicast Hash Table High (Bins 63-32) Register      */
20
#define EMAC_STAADD             0xFFC03014       /* Station Management Address Register                  */
21
#define EMAC_STADAT             0xFFC03018       /* Station Management Data Register                     */
22
#define EMAC_FLC                0xFFC0301C       /* Flow Control Register                                */
23
#define EMAC_VLAN1              0xFFC03020       /* VLAN1 Tag Register                                   */
24
#define EMAC_VLAN2              0xFFC03024       /* VLAN2 Tag Register                                   */
25
#define EMAC_WKUP_CTL           0xFFC0302C       /* Wake-Up Control/Status Register                      */
26
#define EMAC_WKUP_FFMSK0        0xFFC03030       /* Wake-Up Frame Filter 0 Byte Mask Register            */
27
#define EMAC_WKUP_FFMSK1        0xFFC03034       /* Wake-Up Frame Filter 1 Byte Mask Register            */
28
#define EMAC_WKUP_FFMSK2        0xFFC03038       /* Wake-Up Frame Filter 2 Byte Mask Register            */
29
#define EMAC_WKUP_FFMSK3        0xFFC0303C       /* Wake-Up Frame Filter 3 Byte Mask Register            */
30
#define EMAC_WKUP_FFCMD         0xFFC03040       /* Wake-Up Frame Filter Commands Register               */
31
#define EMAC_WKUP_FFOFF         0xFFC03044       /* Wake-Up Frame Filter Offsets Register                */
32
#define EMAC_WKUP_FFCRC0        0xFFC03048       /* Wake-Up Frame Filter 0,1 CRC-16 Register             */
33
#define EMAC_WKUP_FFCRC1        0xFFC0304C       /* Wake-Up Frame Filter 2,3 CRC-16 Register             */
34

35
#define EMAC_SYSCTL             0xFFC03060       /* EMAC System Control Register                         */
36
#define EMAC_SYSTAT             0xFFC03064       /* EMAC System Status Register                          */
37
#define EMAC_RX_STAT            0xFFC03068       /* RX Current Frame Status Register                     */
38
#define EMAC_RX_STKY            0xFFC0306C       /* RX Sticky Frame Status Register                      */
39
#define EMAC_RX_IRQE            0xFFC03070       /* RX Frame Status Interrupt Enables Register           */
40
#define EMAC_TX_STAT            0xFFC03074       /* TX Current Frame Status Register                     */
41
#define EMAC_TX_STKY            0xFFC03078       /* TX Sticky Frame Status Register                      */
42
#define EMAC_TX_IRQE            0xFFC0307C       /* TX Frame Status Interrupt Enables Register           */
43

44
#define EMAC_MMC_CTL            0xFFC03080       /* MMC Counter Control Register                         */
45
#define EMAC_MMC_RIRQS          0xFFC03084       /* MMC RX Interrupt Status Register                     */
46
#define EMAC_MMC_RIRQE          0xFFC03088       /* MMC RX Interrupt Enables Register                    */
47
#define EMAC_MMC_TIRQS          0xFFC0308C       /* MMC TX Interrupt Status Register                     */
48
#define EMAC_MMC_TIRQE          0xFFC03090       /* MMC TX Interrupt Enables Register                    */
49

50
#define EMAC_RXC_OK             0xFFC03100       /* RX Frame Successful Count                            */
51
#define EMAC_RXC_FCS            0xFFC03104       /* RX Frame FCS Failure Count                           */
52
#define EMAC_RXC_ALIGN          0xFFC03108       /* RX Alignment Error Count                             */
53
#define EMAC_RXC_OCTET          0xFFC0310C       /* RX Octets Successfully Received Count                */
54
#define EMAC_RXC_DMAOVF         0xFFC03110       /* Internal MAC Sublayer Error RX Frame Count           */
55
#define EMAC_RXC_UNICST         0xFFC03114       /* Unicast RX Frame Count                               */
56
#define EMAC_RXC_MULTI          0xFFC03118       /* Multicast RX Frame Count                             */
57
#define EMAC_RXC_BROAD          0xFFC0311C       /* Broadcast RX Frame Count                             */
58
#define EMAC_RXC_LNERRI         0xFFC03120       /* RX Frame In Range Error Count                        */
59
#define EMAC_RXC_LNERRO         0xFFC03124       /* RX Frame Out Of Range Error Count                    */
60
#define EMAC_RXC_LONG           0xFFC03128       /* RX Frame Too Long Count                              */
61
#define EMAC_RXC_MACCTL         0xFFC0312C       /* MAC Control RX Frame Count                           */
62
#define EMAC_RXC_OPCODE         0xFFC03130       /* Unsupported Op-Code RX Frame Count                   */
63
#define EMAC_RXC_PAUSE          0xFFC03134       /* MAC Control Pause RX Frame Count                     */
64
#define EMAC_RXC_ALLFRM         0xFFC03138       /* Overall RX Frame Count                               */
65
#define EMAC_RXC_ALLOCT         0xFFC0313C       /* Overall RX Octet Count                               */
66
#define EMAC_RXC_TYPED          0xFFC03140       /* Type/Length Consistent RX Frame Count                */
67
#define EMAC_RXC_SHORT          0xFFC03144       /* RX Frame Fragment Count - Byte Count x < 64          */
68
#define EMAC_RXC_EQ64           0xFFC03148       /* Good RX Frame Count - Byte Count x = 64              */
69
#define EMAC_RXC_LT128          0xFFC0314C       /* Good RX Frame Count - Byte Count  64 < x < 128       */
70
#define EMAC_RXC_LT256          0xFFC03150       /* Good RX Frame Count - Byte Count 128 <= x < 256      */
71
#define EMAC_RXC_LT512          0xFFC03154       /* Good RX Frame Count - Byte Count 256 <= x < 512      */
72
#define EMAC_RXC_LT1024         0xFFC03158       /* Good RX Frame Count - Byte Count 512 <= x < 1024     */
73
#define EMAC_RXC_GE1024         0xFFC0315C       /* Good RX Frame Count - Byte Count x >= 1024           */
74

75
#define EMAC_TXC_OK             0xFFC03180       /* TX Frame Successful Count                             */
76
#define EMAC_TXC_1COL           0xFFC03184       /* TX Frames Successful After Single Collision Count     */
77
#define EMAC_TXC_GT1COL         0xFFC03188       /* TX Frames Successful After Multiple Collisions Count  */
78
#define EMAC_TXC_OCTET          0xFFC0318C       /* TX Octets Successfully Received Count                 */
79
#define EMAC_TXC_DEFER          0xFFC03190       /* TX Frame Delayed Due To Busy Count                    */
80
#define EMAC_TXC_LATECL         0xFFC03194       /* Late TX Collisions Count                              */
81
#define EMAC_TXC_XS_COL         0xFFC03198       /* TX Frame Failed Due To Excessive Collisions Count     */
82
#define EMAC_TXC_DMAUND         0xFFC0319C       /* Internal MAC Sublayer Error TX Frame Count            */
83
#define EMAC_TXC_CRSERR         0xFFC031A0       /* Carrier Sense Deasserted During TX Frame Count        */
84
#define EMAC_TXC_UNICST         0xFFC031A4       /* Unicast TX Frame Count                                */
85
#define EMAC_TXC_MULTI          0xFFC031A8       /* Multicast TX Frame Count                              */
86
#define EMAC_TXC_BROAD          0xFFC031AC       /* Broadcast TX Frame Count                              */
87
#define EMAC_TXC_XS_DFR         0xFFC031B0       /* TX Frames With Excessive Deferral Count               */
88
#define EMAC_TXC_MACCTL         0xFFC031B4       /* MAC Control TX Frame Count                            */
89
#define EMAC_TXC_ALLFRM         0xFFC031B8       /* Overall TX Frame Count                                */
90
#define EMAC_TXC_ALLOCT         0xFFC031BC       /* Overall TX Octet Count                                */
91
#define EMAC_TXC_EQ64           0xFFC031C0       /* Good TX Frame Count - Byte Count x = 64               */
92
#define EMAC_TXC_LT128          0xFFC031C4       /* Good TX Frame Count - Byte Count  64 < x < 128        */
93
#define EMAC_TXC_LT256          0xFFC031C8       /* Good TX Frame Count - Byte Count 128 <= x < 256       */
94
#define EMAC_TXC_LT512          0xFFC031CC       /* Good TX Frame Count - Byte Count 256 <= x < 512       */
95
#define EMAC_TXC_LT1024         0xFFC031D0       /* Good TX Frame Count - Byte Count 512 <= x < 1024      */
96
#define EMAC_TXC_GE1024         0xFFC031D4       /* Good TX Frame Count - Byte Count x >= 1024            */
97
#define EMAC_TXC_ABORT          0xFFC031D8       /* Total TX Frames Aborted Count                         */
98

99
/* Listing for IEEE-Supported Count Registers */
100

101
#define FramesReceivedOK                EMAC_RXC_OK        /* RX Frame Successful Count                            */
102
#define FrameCheckSequenceErrors        EMAC_RXC_FCS       /* RX Frame FCS Failure Count                           */
103
#define AlignmentErrors                 EMAC_RXC_ALIGN     /* RX Alignment Error Count                             */
104
#define OctetsReceivedOK                EMAC_RXC_OCTET     /* RX Octets Successfully Received Count                */
105
#define FramesLostDueToIntMACRcvError   EMAC_RXC_DMAOVF    /* Internal MAC Sublayer Error RX Frame Count           */
106
#define UnicastFramesReceivedOK         EMAC_RXC_UNICST    /* Unicast RX Frame Count                               */
107
#define MulticastFramesReceivedOK       EMAC_RXC_MULTI     /* Multicast RX Frame Count                             */
108
#define BroadcastFramesReceivedOK       EMAC_RXC_BROAD     /* Broadcast RX Frame Count                             */
109
#define InRangeLengthErrors             EMAC_RXC_LNERRI    /* RX Frame In Range Error Count                        */
110
#define OutOfRangeLengthField           EMAC_RXC_LNERRO    /* RX Frame Out Of Range Error Count                    */
111
#define FrameTooLongErrors              EMAC_RXC_LONG      /* RX Frame Too Long Count                              */
112
#define MACControlFramesReceived        EMAC_RXC_MACCTL    /* MAC Control RX Frame Count                           */
113
#define UnsupportedOpcodesReceived      EMAC_RXC_OPCODE    /* Unsupported Op-Code RX Frame Count                   */
114
#define PAUSEMACCtrlFramesReceived      EMAC_RXC_PAUSE     /* MAC Control Pause RX Frame Count                     */
115
#define FramesReceivedAll               EMAC_RXC_ALLFRM    /* Overall RX Frame Count                               */
116
#define OctetsReceivedAll               EMAC_RXC_ALLOCT    /* Overall RX Octet Count                               */
117
#define TypedFramesReceived             EMAC_RXC_TYPED     /* Type/Length Consistent RX Frame Count                */
118
#define FramesLenLt64Received           EMAC_RXC_SHORT     /* RX Frame Fragment Count - Byte Count x < 64          */
119
#define FramesLenEq64Received           EMAC_RXC_EQ64      /* Good RX Frame Count - Byte Count x = 64              */
120
#define FramesLen65_127Received         EMAC_RXC_LT128     /* Good RX Frame Count - Byte Count  64 < x < 128       */
121
#define FramesLen128_255Received        EMAC_RXC_LT256     /* Good RX Frame Count - Byte Count 128 <= x < 256      */
122
#define FramesLen256_511Received        EMAC_RXC_LT512     /* Good RX Frame Count - Byte Count 256 <= x < 512      */
123
#define FramesLen512_1023Received       EMAC_RXC_LT1024    /* Good RX Frame Count - Byte Count 512 <= x < 1024     */
124
#define FramesLen1024_MaxReceived       EMAC_RXC_GE1024    /* Good RX Frame Count - Byte Count x >= 1024           */
125

126
#define FramesTransmittedOK             EMAC_TXC_OK        /* TX Frame Successful Count                            */
127
#define SingleCollisionFrames           EMAC_TXC_1COL      /* TX Frames Successful After Single Collision Count    */
128
#define MultipleCollisionFrames         EMAC_TXC_GT1COL    /* TX Frames Successful After Multiple Collisions Count */
129
#define OctetsTransmittedOK             EMAC_TXC_OCTET     /* TX Octets Successfully Received Count                */
130
#define FramesWithDeferredXmissions     EMAC_TXC_DEFER     /* TX Frame Delayed Due To Busy Count                   */
131
#define LateCollisions                  EMAC_TXC_LATECL    /* Late TX Collisions Count                             */
132
#define FramesAbortedDueToXSColls       EMAC_TXC_XS_COL    /* TX Frame Failed Due To Excessive Collisions Count    */
133
#define FramesLostDueToIntMacXmitError  EMAC_TXC_DMAUND    /* Internal MAC Sublayer Error TX Frame Count           */
134
#define CarrierSenseErrors              EMAC_TXC_CRSERR    /* Carrier Sense Deasserted During TX Frame Count       */
135
#define UnicastFramesXmittedOK          EMAC_TXC_UNICST    /* Unicast TX Frame Count                               */
136
#define MulticastFramesXmittedOK        EMAC_TXC_MULTI     /* Multicast TX Frame Count                             */
137
#define BroadcastFramesXmittedOK        EMAC_TXC_BROAD     /* Broadcast TX Frame Count                             */
138
#define FramesWithExcessiveDeferral     EMAC_TXC_XS_DFR    /* TX Frames With Excessive Deferral Count              */
139
#define MACControlFramesTransmitted     EMAC_TXC_MACCTL    /* MAC Control TX Frame Count                           */
140
#define FramesTransmittedAll            EMAC_TXC_ALLFRM    /* Overall TX Frame Count                               */
141
#define OctetsTransmittedAll            EMAC_TXC_ALLOCT    /* Overall TX Octet Count                               */
142
#define FramesLenEq64Transmitted        EMAC_TXC_EQ64      /* Good TX Frame Count - Byte Count x = 64              */
143
#define FramesLen65_127Transmitted      EMAC_TXC_LT128     /* Good TX Frame Count - Byte Count  64 < x < 128       */
144
#define FramesLen128_255Transmitted     EMAC_TXC_LT256     /* Good TX Frame Count - Byte Count 128 <= x < 256      */
145
#define FramesLen256_511Transmitted     EMAC_TXC_LT512     /* Good TX Frame Count - Byte Count 256 <= x < 512      */
146
#define FramesLen512_1023Transmitted    EMAC_TXC_LT1024    /* Good TX Frame Count - Byte Count 512 <= x < 1024     */
147
#define FramesLen1024_MaxTransmitted    EMAC_TXC_GE1024    /* Good TX Frame Count - Byte Count x >= 1024           */
148
#define TxAbortedFrames                 EMAC_TXC_ABORT     /* Total TX Frames Aborted Count                        */
149

150
/***********************************************************************************
151
** System MMR Register Bits And Macros
152
**
153
** Disclaimer:	All macros are intended to make C and Assembly code more readable.
154
**				Use these macros carefully, as any that do left shifts for field
155
**				depositing will result in the lower order bits being destroyed.  Any
156
**				macro that shifts left to properly position the bit-field should be
157
**				used as part of an OR to initialize a register and NOT as a dynamic
158
**				modifier UNLESS the lower order bits are saved and ORed back in when
159
**				the macro is used.
160
*************************************************************************************/
161

162
/************************  ETHERNET 10/100 CONTROLLER MASKS  ************************/
163

164
/* EMAC_OPMODE Masks */
165

166
#define	RE                 0x00000001     /* Receiver Enable                                    */
167
#define	ASTP               0x00000002     /* Enable Automatic Pad Stripping On RX Frames        */
168
#define	HU                 0x00000010     /* Hash Filter Unicast Address                        */
169
#define	HM                 0x00000020     /* Hash Filter Multicast Address                      */
170
#define	PAM                0x00000040     /* Pass-All-Multicast Mode Enable                     */
171
#define	PR                 0x00000080     /* Promiscuous Mode Enable                            */
172
#define	IFE                0x00000100     /* Inverse Filtering Enable                           */
173
#define	DBF                0x00000200     /* Disable Broadcast Frame Reception                  */
174
#define	PBF                0x00000400     /* Pass Bad Frames Enable                             */
175
#define	PSF                0x00000800     /* Pass Short Frames Enable                           */
176
#define	RAF                0x00001000     /* Receive-All Mode                                   */
177
#define	TE                 0x00010000     /* Transmitter Enable                                 */
178
#define	DTXPAD             0x00020000     /* Disable Automatic TX Padding                       */
179
#define	DTXCRC             0x00040000     /* Disable Automatic TX CRC Generation                */
180
#define	DC                 0x00080000     /* Deferral Check                                     */
181
#define	BOLMT              0x00300000     /* Back-Off Limit                                     */
182
#define	BOLMT_10           0x00000000     /*		10-bit range                            */
183
#define	BOLMT_8            0x00100000     /*		8-bit range                             */
184
#define	BOLMT_4            0x00200000     /*		4-bit range                             */
185
#define	BOLMT_1            0x00300000     /*		1-bit range                             */
186
#define	DRTY               0x00400000     /* Disable TX Retry On Collision                      */
187
#define	LCTRE              0x00800000     /* Enable TX Retry On Late Collision                  */
188
#define	RMII               0x01000000     /* RMII/MII* Mode                                     */
189
#define	RMII_10            0x02000000     /* Speed Select for RMII Port (10MBit/100MBit*)       */
190
#define	FDMODE             0x04000000     /* Duplex Mode Enable (Full/Half*)                    */
191
#define	LB                 0x08000000     /* Internal Loopback Enable                           */
192
#define	DRO                0x10000000     /* Disable Receive Own Frames (Half-Duplex Mode)      */
193

194
/* EMAC_STAADD Masks */
195

196
#define	STABUSY            0x00000001     /* Initiate Station Mgt Reg Access / STA Busy Stat    */
197
#define	STAOP              0x00000002     /* Station Management Operation Code (Write/Read*)    */
198
#define	STADISPRE          0x00000004     /* Disable Preamble Generation                        */
199
#define	STAIE              0x00000008     /* Station Mgt. Transfer Done Interrupt Enable        */
200
#define	REGAD              0x000007C0     /* STA Register Address                               */
201
#define	PHYAD              0x0000F800     /* PHY Device Address                                 */
202

203
#define	SET_REGAD(x) (((x)&0x1F)<<  6 )   /* Set STA Register Address                           */
204
#define	SET_PHYAD(x) (((x)&0x1F)<< 11 )   /* Set PHY Device Address                             */
205

206
/* EMAC_STADAT Mask */
207

208
#define	STADATA            0x0000FFFF     /* Station Management Data                            */
209

210
/* EMAC_FLC Masks */
211

212
#define	FLCBUSY            0x00000001     /* Send Flow Ctrl Frame / Flow Ctrl Busy Status       */
213
#define	FLCE               0x00000002     /* Flow Control Enable                                */
214
#define	PCF                0x00000004     /* Pass Control Frames                                */
215
#define	BKPRSEN            0x00000008     /* Enable Backpressure                                */
216
#define	FLCPAUSE           0xFFFF0000     /* Pause Time                                         */
217

218
#define	SET_FLCPAUSE(x) (((x)&0xFFFF)<< 16) /* Set Pause Time                                   */
219

220
/* EMAC_WKUP_CTL Masks */
221

222
#define	CAPWKFRM           0x00000001    /* Capture Wake-Up Frames                              */
223
#define	MPKE               0x00000002    /* Magic Packet Enable                                 */
224
#define	RWKE               0x00000004    /* Remote Wake-Up Frame Enable                         */
225
#define	GUWKE              0x00000008    /* Global Unicast Wake Enable                          */
226
#define	MPKS               0x00000020    /* Magic Packet Received Status                        */
227
#define	RWKS               0x00000F00    /* Wake-Up Frame Received Status, Filters 3:0          */
228

229
/* EMAC_WKUP_FFCMD Masks */
230

231
#define	WF0_E              0x00000001    /* Enable Wake-Up Filter 0                              */
232
#define	WF0_T              0x00000008    /* Wake-Up Filter 0 Addr Type (Multicast/Unicast*)      */
233
#define	WF1_E              0x00000100    /* Enable Wake-Up Filter 1                              */
234
#define	WF1_T              0x00000800    /* Wake-Up Filter 1 Addr Type (Multicast/Unicast*)      */
235
#define	WF2_E              0x00010000    /* Enable Wake-Up Filter 2                              */
236
#define	WF2_T              0x00080000    /* Wake-Up Filter 2 Addr Type (Multicast/Unicast*)      */
237
#define	WF3_E              0x01000000    /* Enable Wake-Up Filter 3                              */
238
#define	WF3_T              0x08000000    /* Wake-Up Filter 3 Addr Type (Multicast/Unicast*)      */
239

240
/* EMAC_WKUP_FFOFF Masks */
241

242
#define	WF0_OFF            0x000000FF    /* Wake-Up Filter 0 Pattern Offset                      */
243
#define	WF1_OFF            0x0000FF00    /* Wake-Up Filter 1 Pattern Offset                      */
244
#define	WF2_OFF            0x00FF0000    /* Wake-Up Filter 2 Pattern Offset                      */
245
#define	WF3_OFF            0xFF000000    /* Wake-Up Filter 3 Pattern Offset                      */
246

247
#define	SET_WF0_OFF(x) (((x)&0xFF)<<  0 ) /* Set Wake-Up Filter 0 Byte Offset                    */
248
#define	SET_WF1_OFF(x) (((x)&0xFF)<<  8 ) /* Set Wake-Up Filter 1 Byte Offset                    */
249
#define	SET_WF2_OFF(x) (((x)&0xFF)<< 16 ) /* Set Wake-Up Filter 2 Byte Offset                    */
250
#define	SET_WF3_OFF(x) (((x)&0xFF)<< 24 ) /* Set Wake-Up Filter 3 Byte Offset                    */
251
/* Set ALL Offsets */
252
#define	SET_WF_OFFS(x0,x1,x2,x3) (SET_WF0_OFF((x0))|SET_WF1_OFF((x1))|SET_WF2_OFF((x2))|SET_WF3_OFF((x3)))
253

254
/* EMAC_WKUP_FFCRC0 Masks */
255

256
#define	WF0_CRC           0x0000FFFF    /* Wake-Up Filter 0 Pattern CRC                           */
257
#define	WF1_CRC           0xFFFF0000    /* Wake-Up Filter 1 Pattern CRC                           */
258

259
#define	SET_WF0_CRC(x) (((x)&0xFFFF)<<   0 ) /* Set Wake-Up Filter 0 Target CRC                   */
260
#define	SET_WF1_CRC(x) (((x)&0xFFFF)<<  16 ) /* Set Wake-Up Filter 1 Target CRC                   */
261

262
/* EMAC_WKUP_FFCRC1 Masks */
263

264
#define	WF2_CRC           0x0000FFFF    /* Wake-Up Filter 2 Pattern CRC                           */
265
#define	WF3_CRC           0xFFFF0000    /* Wake-Up Filter 3 Pattern CRC                           */
266

267
#define	SET_WF2_CRC(x) (((x)&0xFFFF)<<   0 ) /* Set Wake-Up Filter 2 Target CRC                   */
268
#define	SET_WF3_CRC(x) (((x)&0xFFFF)<<  16 ) /* Set Wake-Up Filter 3 Target CRC                   */
269

270
/* EMAC_SYSCTL Masks */
271

272
#define	PHYIE             0x00000001    /* PHY_INT Interrupt Enable                               */
273
#define	RXDWA             0x00000002    /* Receive Frame DMA Word Alignment (Odd/Even*)           */
274
#define	RXCKS             0x00000004    /* Enable RX Frame TCP/UDP Checksum Computation           */
275
#define	TXDWA             0x00000010    /* Transmit Frame DMA Word Alignment (Odd/Even*)          */
276
#define	MDCDIV            0x00003F00    /* SCLK:MDC Clock Divisor [MDC=SCLK/(2*(N+1))]            */
277

278
#define	SET_MDCDIV(x) (((x)&0x3F)<< 8)   /* Set MDC Clock Divisor                                 */
279

280
/* EMAC_SYSTAT Masks */
281

282
#define	PHYINT            0x00000001    /* PHY_INT Interrupt Status                               */
283
#define	MMCINT            0x00000002    /* MMC Counter Interrupt Status                           */
284
#define	RXFSINT           0x00000004    /* RX Frame-Status Interrupt Status                       */
285
#define	TXFSINT           0x00000008    /* TX Frame-Status Interrupt Status                       */
286
#define	WAKEDET           0x00000010    /* Wake-Up Detected Status                                */
287
#define	RXDMAERR          0x00000020    /* RX DMA Direction Error Status                          */
288
#define	TXDMAERR          0x00000040    /* TX DMA Direction Error Status                          */
289
#define	STMDONE           0x00000080    /* Station Mgt. Transfer Done Interrupt Status            */
290

291
/* EMAC_RX_STAT, EMAC_RX_STKY, and EMAC_RX_IRQE Masks */
292

293
#define	RX_FRLEN          0x000007FF    /* Frame Length In Bytes                                  */
294
#define	RX_COMP           0x00001000    /* RX Frame Complete                                      */
295
#define	RX_OK             0x00002000    /* RX Frame Received With No Errors                       */
296
#define	RX_LONG           0x00004000    /* RX Frame Too Long Error                                */
297
#define	RX_ALIGN          0x00008000    /* RX Frame Alignment Error                               */
298
#define	RX_CRC            0x00010000    /* RX Frame CRC Error                                     */
299
#define	RX_LEN            0x00020000    /* RX Frame Length Error                                  */
300
#define	RX_FRAG           0x00040000    /* RX Frame Fragment Error                                */
301
#define	RX_ADDR           0x00080000    /* RX Frame Address Filter Failed Error                   */
302
#define	RX_DMAO           0x00100000    /* RX Frame DMA Overrun Error                             */
303
#define	RX_PHY            0x00200000    /* RX Frame PHY Error                                     */
304
#define	RX_LATE           0x00400000    /* RX Frame Late Collision Error                          */
305
#define	RX_RANGE          0x00800000    /* RX Frame Length Field Out of Range Error               */
306
#define	RX_MULTI          0x01000000    /* RX Multicast Frame Indicator                           */
307
#define	RX_BROAD          0x02000000    /* RX Broadcast Frame Indicator                           */
308
#define	RX_CTL            0x04000000    /* RX Control Frame Indicator                             */
309
#define	RX_UCTL           0x08000000    /* Unsupported RX Control Frame Indicator                 */
310
#define	RX_TYPE           0x10000000    /* RX Typed Frame Indicator                               */
311
#define	RX_VLAN1          0x20000000    /* RX VLAN1 Frame Indicator                               */
312
#define	RX_VLAN2          0x40000000    /* RX VLAN2 Frame Indicator                               */
313
#define	RX_ACCEPT         0x80000000    /* RX Frame Accepted Indicator                            */
314

315
/*  EMAC_TX_STAT, EMAC_TX_STKY, and EMAC_TX_IRQE Masks  */
316

317
#define	TX_COMP           0x00000001    /* TX Frame Complete                                      */
318
#define	TX_OK             0x00000002    /* TX Frame Sent With No Errors                           */
319
#define	TX_ECOLL          0x00000004    /* TX Frame Excessive Collision Error                     */
320
#define	TX_LATE           0x00000008    /* TX Frame Late Collision Error                          */
321
#define	TX_DMAU           0x00000010    /* TX Frame DMA Underrun Error (STAT)                     */
322
#define	TX_MACE           0x00000010    /* Internal MAC Error Detected (STKY and IRQE)            */
323
#define	TX_EDEFER         0x00000020    /* TX Frame Excessive Deferral Error                      */
324
#define	TX_BROAD          0x00000040    /* TX Broadcast Frame Indicator                           */
325
#define	TX_MULTI          0x00000080    /* TX Multicast Frame Indicator                           */
326
#define	TX_CCNT           0x00000F00    /* TX Frame Collision Count                               */
327
#define	TX_DEFER          0x00001000    /* TX Frame Deferred Indicator                            */
328
#define	TX_CRS            0x00002000    /* TX Frame Carrier Sense Not Asserted Error              */
329
#define	TX_LOSS           0x00004000    /* TX Frame Carrier Lost During TX Error                  */
330
#define	TX_RETRY          0x00008000    /* TX Frame Successful After Retry                        */
331
#define	TX_FRLEN          0x07FF0000    /* TX Frame Length (Bytes)                                */
332

333
/* EMAC_MMC_CTL Masks */
334
#define	RSTC              0x00000001    /* Reset All Counters                                     */
335
#define	CROLL             0x00000002    /* Counter Roll-Over Enable                               */
336
#define	CCOR              0x00000004    /* Counter Clear-On-Read Mode Enable                      */
337
#define	MMCE              0x00000008    /* Enable MMC Counter Operation                           */
338

339
/* EMAC_MMC_RIRQS and EMAC_MMC_RIRQE Masks */
340
#define	RX_OK_CNT         0x00000001    /* RX Frames Received With No Errors                      */
341
#define	RX_FCS_CNT        0x00000002    /* RX Frames W/Frame Check Sequence Errors                */
342
#define	RX_ALIGN_CNT      0x00000004    /* RX Frames With Alignment Errors                        */
343
#define	RX_OCTET_CNT      0x00000008    /* RX Octets Received OK                                  */
344
#define	RX_LOST_CNT       0x00000010    /* RX Frames Lost Due To Internal MAC RX Error            */
345
#define	RX_UNI_CNT        0x00000020    /* Unicast RX Frames Received OK                          */
346
#define	RX_MULTI_CNT      0x00000040    /* Multicast RX Frames Received OK                        */
347
#define	RX_BROAD_CNT      0x00000080    /* Broadcast RX Frames Received OK                        */
348
#define	RX_IRL_CNT        0x00000100    /* RX Frames With In-Range Length Errors                  */
349
#define	RX_ORL_CNT        0x00000200    /* RX Frames With Out-Of-Range Length Errors              */
350
#define	RX_LONG_CNT       0x00000400    /* RX Frames With Frame Too Long Errors                   */
351
#define	RX_MACCTL_CNT     0x00000800    /* MAC Control RX Frames Received                         */
352
#define	RX_OPCODE_CTL     0x00001000    /* Unsupported Op-Code RX Frames Received                 */
353
#define	RX_PAUSE_CNT      0x00002000    /* PAUSEMAC Control RX Frames Received                    */
354
#define	RX_ALLF_CNT       0x00004000    /* All RX Frames Received                                 */
355
#define	RX_ALLO_CNT       0x00008000    /* All RX Octets Received                                 */
356
#define	RX_TYPED_CNT      0x00010000    /* Typed RX Frames Received                               */
357
#define	RX_SHORT_CNT      0x00020000    /* RX Frame Fragments (< 64 Bytes) Received               */
358
#define	RX_EQ64_CNT       0x00040000    /* 64-Byte RX Frames Received                             */
359
#define	RX_LT128_CNT      0x00080000    /* 65-127-Byte RX Frames Received                         */
360
#define	RX_LT256_CNT      0x00100000    /* 128-255-Byte RX Frames Received                        */
361
#define	RX_LT512_CNT      0x00200000    /* 256-511-Byte RX Frames Received                        */
362
#define	RX_LT1024_CNT     0x00400000    /* 512-1023-Byte RX Frames Received                       */
363
#define	RX_GE1024_CNT     0x00800000    /* 1024-Max-Byte RX Frames Received                       */
364

365
/* EMAC_MMC_TIRQS and EMAC_MMC_TIRQE Masks  */
366

367
#define	TX_OK_CNT         0x00000001    /* TX Frames Sent OK                                      */
368
#define	TX_SCOLL_CNT      0x00000002    /* TX Frames With Single Collisions                       */
369
#define	TX_MCOLL_CNT      0x00000004    /* TX Frames With Multiple Collisions                     */
370
#define	TX_OCTET_CNT      0x00000008    /* TX Octets Sent OK                                      */
371
#define	TX_DEFER_CNT      0x00000010    /* TX Frames With Deferred Transmission                   */
372
#define	TX_LATE_CNT       0x00000020    /* TX Frames With Late Collisions                         */
373
#define	TX_ABORTC_CNT     0x00000040    /* TX Frames Aborted Due To Excess Collisions             */
374
#define	TX_LOST_CNT       0x00000080    /* TX Frames Lost Due To Internal MAC TX Error            */
375
#define	TX_CRS_CNT        0x00000100    /* TX Frames With Carrier Sense Errors                    */
376
#define	TX_UNI_CNT        0x00000200    /* Unicast TX Frames Sent                                 */
377
#define	TX_MULTI_CNT      0x00000400    /* Multicast TX Frames Sent                               */
378
#define	TX_BROAD_CNT      0x00000800    /* Broadcast TX Frames Sent                               */
379
#define	TX_EXDEF_CTL      0x00001000    /* TX Frames With Excessive Deferral                      */
380
#define	TX_MACCTL_CNT     0x00002000    /* MAC Control TX Frames Sent                             */
381
#define	TX_ALLF_CNT       0x00004000    /* All TX Frames Sent                                     */
382
#define	TX_ALLO_CNT       0x00008000    /* All TX Octets Sent                                     */
383
#define	TX_EQ64_CNT       0x00010000    /* 64-Byte TX Frames Sent                                 */
384
#define	TX_LT128_CNT      0x00020000    /* 65-127-Byte TX Frames Sent                             */
385
#define	TX_LT256_CNT      0x00040000    /* 128-255-Byte TX Frames Sent                            */
386
#define	TX_LT512_CNT      0x00080000    /* 256-511-Byte TX Frames Sent                            */
387
#define	TX_LT1024_CNT     0x00100000    /* 512-1023-Byte TX Frames Sent                           */
388
#define	TX_GE1024_CNT     0x00200000    /* 1024-Max-Byte TX Frames Sent                           */
389
#define	TX_ABORT_CNT      0x00400000    /* TX Frames Aborted                                      */
390

391
#endif /* _DEF_BF527_H */
392

393
Product

Resources

Company
