Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
awilliam
GitHub Repository: awilliam/linux-vfio
 Path: blob/master/arch/blackfin/mach-bf561/include/mach/portmux.h
10820 views
1
/*

2
 * Copyright 2007-2009 Analog Devices Inc.

3
 *

4
 * Licensed under the GPL-2 or later.

5
 */

6


7
#ifndef _MACH_PORTMUX_H_

8
#define _MACH_PORTMUX_H_

9


10
#define MAX_RESOURCES	MAX_BLACKFIN_GPIOS

11


12
#define P_PPI0_CLK	(P_DONTCARE)

13
#define P_PPI0_FS1	(P_DONTCARE)

14
#define P_PPI0_FS2	(P_DONTCARE)

15
#define P_PPI0_FS3	(P_DONTCARE)

16
#define P_PPI0_D15	(P_DEFINED | P_IDENT(GPIO_PF47))

17
#define P_PPI0_D14	(P_DEFINED | P_IDENT(GPIO_PF46))

18
#define P_PPI0_D13	(P_DEFINED | P_IDENT(GPIO_PF45))

19
#define P_PPI0_D12	(P_DEFINED | P_IDENT(GPIO_PF44))

20
#define P_PPI0_D11	(P_DEFINED | P_IDENT(GPIO_PF43))

21
#define P_PPI0_D10	(P_DEFINED | P_IDENT(GPIO_PF42))

22
#define P_PPI0_D9	(P_DEFINED | P_IDENT(GPIO_PF41))

23
#define P_PPI0_D8	(P_DEFINED | P_IDENT(GPIO_PF40))

24
#define P_PPI0_D0	(P_DONTCARE)

25
#define P_PPI0_D1	(P_DONTCARE)

26
#define P_PPI0_D2	(P_DONTCARE)

27
#define P_PPI0_D3	(P_DONTCARE)

28
#define P_PPI0_D4	(P_DONTCARE)

29
#define P_PPI0_D5	(P_DONTCARE)

30
#define P_PPI0_D6	(P_DONTCARE)

31
#define P_PPI0_D7	(P_DONTCARE)

32
#define P_PPI1_CLK	(P_DONTCARE)

33
#define P_PPI1_FS1	(P_DONTCARE)

34
#define P_PPI1_FS2	(P_DONTCARE)

35
#define P_PPI1_FS3	(P_DONTCARE)

36
#define P_PPI1_D15	(P_DEFINED | P_IDENT(GPIO_PF39))

37
#define P_PPI1_D14	(P_DEFINED | P_IDENT(GPIO_PF38))

38
#define P_PPI1_D13	(P_DEFINED | P_IDENT(GPIO_PF37))

39
#define P_PPI1_D12	(P_DEFINED | P_IDENT(GPIO_PF36))

40
#define P_PPI1_D11	(P_DEFINED | P_IDENT(GPIO_PF35))

41
#define P_PPI1_D10	(P_DEFINED | P_IDENT(GPIO_PF34))

42
#define P_PPI1_D9	(P_DEFINED | P_IDENT(GPIO_PF33))

43
#define P_PPI1_D8	(P_DEFINED | P_IDENT(GPIO_PF32))

44
#define P_PPI1_D0	(P_DONTCARE)

45
#define P_PPI1_D1	(P_DONTCARE)

46
#define P_PPI1_D2	(P_DONTCARE)

47
#define P_PPI1_D3	(P_DONTCARE)

48
#define P_PPI1_D4	(P_DONTCARE)

49
#define P_PPI1_D5	(P_DONTCARE)

50
#define P_PPI1_D6	(P_DONTCARE)

51
#define P_PPI1_D7	(P_DONTCARE)

52
#define P_SPORT1_TSCLK	(P_DEFINED | P_IDENT(GPIO_PF31))

53
#define P_SPORT1_RSCLK	(P_DEFINED | P_IDENT(GPIO_PF30))

54
#define P_SPORT0_TSCLK	(P_DEFINED | P_IDENT(GPIO_PF29))

55
#define P_SPORT0_RSCLK	(P_DEFINED | P_IDENT(GPIO_PF28))

56
#define P_UART0_RX	(P_DEFINED | P_IDENT(GPIO_PF27))

57
#define P_UART0_TX	(P_DEFINED | P_IDENT(GPIO_PF26))

58
#define P_SPORT1_DRSEC	(P_DEFINED | P_IDENT(GPIO_PF25))

59
#define P_SPORT1_RFS	(P_DEFINED | P_IDENT(GPIO_PF24))

60
#define P_SPORT1_DTPRI	(P_DEFINED | P_IDENT(GPIO_PF23))

61
#define P_SPORT1_DTSEC	(P_DEFINED | P_IDENT(GPIO_PF22))

62
#define P_SPORT1_TFS	(P_DEFINED | P_IDENT(GPIO_PF21))

63
#define P_SPORT1_DRPRI	(P_DONTCARE)

64
#define P_SPORT0_DRSEC	(P_DEFINED | P_IDENT(GPIO_PF20))

65
#define P_SPORT0_RFS	(P_DEFINED | P_IDENT(GPIO_PF19))

66
#define P_SPORT0_DTPRI	(P_DEFINED | P_IDENT(GPIO_PF18))

67
#define P_SPORT0_DTSEC	(P_DEFINED | P_IDENT(GPIO_PF17))

68
#define P_SPORT0_TFS	(P_DEFINED | P_IDENT(GPIO_PF16))

69
#define P_SPORT0_DRPRI	(P_DONTCARE)

70
#define P_TMRCLK	(P_DEFINED | P_IDENT(GPIO_PF15))

71
#define P_SPI0_SSEL7	(P_DEFINED | P_IDENT(GPIO_PF7))

72
#define P_SPI0_SSEL6	(P_DEFINED | P_IDENT(GPIO_PF6))

73
#define P_SPI0_SSEL5	(P_DEFINED | P_IDENT(GPIO_PF5))

74
#define P_SPI0_SSEL4	(P_DEFINED | P_IDENT(GPIO_PF4))

75
#define P_SPI0_SSEL3	(P_DEFINED | P_IDENT(GPIO_PF3))

76
#define P_SPI0_SSEL2	(P_DEFINED | P_IDENT(GPIO_PF2))

77
#define P_SPI0_SSEL1	(P_DEFINED | P_IDENT(GPIO_PF1))

78
#define P_SPI0_SS	(P_DEFINED | P_IDENT(GPIO_PF0))

79
#define P_TMR11		(P_DONTCARE)

80
#define P_TMR10		(P_DONTCARE)

81
#define P_TMR9		(P_DONTCARE)

82
#define P_TMR8		(P_DONTCARE)

83
#define P_TMR7		(P_DEFINED | P_IDENT(GPIO_PF7))

84
#define P_TMR6		(P_DEFINED | P_IDENT(GPIO_PF6))

85
#define P_TMR5		(P_DEFINED | P_IDENT(GPIO_PF5))

86
#define P_TMR4		(P_DEFINED | P_IDENT(GPIO_PF4))

87
#define P_TMR3		(P_DEFINED | P_IDENT(GPIO_PF3))

88
#define P_TMR2		(P_DEFINED | P_IDENT(GPIO_PF2))

89
#define P_TMR1		(P_DEFINED | P_IDENT(GPIO_PF1))

90
#define P_TMR0		(P_DEFINED | P_IDENT(GPIO_PF0))

91
#define P_SPI0_MOSI	(P_DONTCARE)

92
#define P_SPI0_MISO	(P_DONTCARE)

93
#define P_SPI0_SCK	(P_DONTCARE)

94
#define GPIO_DEFAULT_BOOT_SPI_CS GPIO_PF2

95
#define P_DEFAULT_BOOT_SPI_CS P_SPI0_SSEL2

96


97
#endif /* _MACH_PORTMUX_H_ */

98


99