Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
awilliam
GitHub Repository: awilliam/linux-vfio
 Path: blob/master/arch/m32r/include/asm/m32104ut/m32104ut_pld.h
10820 views
1
#ifndef _M32104UT_M32104UT_PLD_H

2
#define _M32104UT_M32104UT_PLD_H

3


4
/*

5
 * include/asm-m32r/m32104ut/m32104ut_pld.h

6
 *

7
 * Definitions for Programmable Logic Device(PLD) on M32104UT board.

8
 * Based on m32700ut_pld.h

9
 *

10
 * Copyright (c) 2002	Takeo Takahashi

11
 * Copyright (c) 2005	Naoto Sugai

12
 *

13
 * This file is subject to the terms and conditions of the GNU General

14
 * Public License.  See the file "COPYING" in the main directory of

15
 * this archive for more details.

16
 */

17


18
#if defined(CONFIG_PLAT_M32104UT)

19
#define PLD_PLAT_BASE		0x02c00000

20
#else

21
#error "no platform configuration"

22
#endif

23


24
#ifndef __ASSEMBLY__

25
/*

26
 * C functions use non-cache address.

27
 */

28
#define PLD_BASE		(PLD_PLAT_BASE /* + NONCACHE_OFFSET */)

29
#define __reg8			(volatile unsigned char *)

30
#define __reg16			(volatile unsigned short *)

31
#define __reg32			(volatile unsigned int *)

32
#else

33
#define PLD_BASE		(PLD_PLAT_BASE + NONCACHE_OFFSET)

34
#define __reg8

35
#define __reg16

36
#define __reg32

37
#endif /* __ASSEMBLY__ */

38


39
/* CFC */

40
#define	PLD_CFRSTCR		__reg16(PLD_BASE + 0x0000)

41
#define PLD_CFSTS		__reg16(PLD_BASE + 0x0002)

42
#define PLD_CFIMASK		__reg16(PLD_BASE + 0x0004)

43
#define PLD_CFBUFCR		__reg16(PLD_BASE + 0x0006)

44


45
/* MMC */

46
#define PLD_MMCCR		__reg16(PLD_BASE + 0x4000)

47
#define PLD_MMCMOD		__reg16(PLD_BASE + 0x4002)

48
#define PLD_MMCSTS		__reg16(PLD_BASE + 0x4006)

49
#define PLD_MMCBAUR		__reg16(PLD_BASE + 0x400a)

50
#define PLD_MMCCMDBCUT		__reg16(PLD_BASE + 0x400c)

51
#define PLD_MMCCDTBCUT		__reg16(PLD_BASE + 0x400e)

52
#define PLD_MMCDET		__reg16(PLD_BASE + 0x4010)

53
#define PLD_MMCWP		__reg16(PLD_BASE + 0x4012)

54
#define PLD_MMCWDATA		__reg16(PLD_BASE + 0x5000)

55
#define PLD_MMCRDATA		__reg16(PLD_BASE + 0x6000)

56
#define PLD_MMCCMDDATA		__reg16(PLD_BASE + 0x7000)

57
#define PLD_MMCRSPDATA		__reg16(PLD_BASE + 0x7006)

58


59
/* ICU

60
 *  ICUISTS:	status register

61
 *  ICUIREQ0: 	request register

62
 *  ICUIREQ1: 	request register

63
 *  ICUCR3:	control register for CFIREQ# interrupt

64
 *  ICUCR4:	control register for CFC Card insert interrupt

65
 *  ICUCR5:	control register for CFC Card eject interrupt

66
 *  ICUCR6:	control register for external interrupt

67
 *  ICUCR11:	control register for MMC Card insert/eject interrupt

68
 *  ICUCR13:	control register for SC error interrupt

69
 *  ICUCR14:	control register for SC receive interrupt

70
 *  ICUCR15:	control register for SC send interrupt

71
 */

72


73
#define PLD_IRQ_INT0		(M32104UT_PLD_IRQ_BASE + 0)	/* None */

74
#define PLD_IRQ_CFIREQ		(M32104UT_PLD_IRQ_BASE + 3)	/* CF IREQ */

75
#define PLD_IRQ_CFC_INSERT	(M32104UT_PLD_IRQ_BASE + 4)	/* CF Insert */

76
#define PLD_IRQ_CFC_EJECT	(M32104UT_PLD_IRQ_BASE + 5)	/* CF Eject */

77
#define PLD_IRQ_EXINT		(M32104UT_PLD_IRQ_BASE + 6)	/* EXINT */

78
#define PLD_IRQ_MMCCARD		(M32104UT_PLD_IRQ_BASE + 11)	/* MMC Insert/Eject */

79
#define PLD_IRQ_SC_ERROR	(M32104UT_PLD_IRQ_BASE + 13)	/* SC error */

80
#define PLD_IRQ_SC_RCV		(M32104UT_PLD_IRQ_BASE + 14)	/* SC receive */

81
#define PLD_IRQ_SC_SND		(M32104UT_PLD_IRQ_BASE + 15)	/* SC send */

82


83
#define PLD_ICUISTS		__reg16(PLD_BASE + 0x8002)

84
#define PLD_ICUISTS_VECB_MASK	(0xf000)

85
#define PLD_ICUISTS_VECB(x)	((x) & PLD_ICUISTS_VECB_MASK)

86
#define PLD_ICUISTS_ISN_MASK	(0x07c0)

87
#define PLD_ICUISTS_ISN(x)	((x) & PLD_ICUISTS_ISN_MASK)

88
#define PLD_ICUCR3		__reg16(PLD_BASE + 0x8104)

89
#define PLD_ICUCR4		__reg16(PLD_BASE + 0x8106)

90
#define PLD_ICUCR5		__reg16(PLD_BASE + 0x8108)

91
#define PLD_ICUCR6		__reg16(PLD_BASE + 0x810a)

92
#define PLD_ICUCR11		__reg16(PLD_BASE + 0x8114)

93
#define PLD_ICUCR13		__reg16(PLD_BASE + 0x8118)

94
#define PLD_ICUCR14		__reg16(PLD_BASE + 0x811a)

95
#define PLD_ICUCR15		__reg16(PLD_BASE + 0x811c)

96
#define PLD_ICUCR_IEN		(0x1000)

97
#define PLD_ICUCR_IREQ		(0x0100)

98
#define PLD_ICUCR_ISMOD00	(0x0000)	/* Low edge */

99
#define PLD_ICUCR_ISMOD01	(0x0010)	/* Low level */

100
#define PLD_ICUCR_ISMOD02	(0x0020)	/* High edge */

101
#define PLD_ICUCR_ISMOD03	(0x0030)	/* High level */

102
#define PLD_ICUCR_ILEVEL0	(0x0000)

103
#define PLD_ICUCR_ILEVEL1	(0x0001)

104
#define PLD_ICUCR_ILEVEL2	(0x0002)

105
#define PLD_ICUCR_ILEVEL3	(0x0003)

106
#define PLD_ICUCR_ILEVEL4	(0x0004)

107
#define PLD_ICUCR_ILEVEL5	(0x0005)

108
#define PLD_ICUCR_ILEVEL6	(0x0006)

109
#define PLD_ICUCR_ILEVEL7	(0x0007)

110


111
/* Power Control of MMC and CF */

112
#define PLD_CPCR		__reg16(PLD_BASE + 0x14000)

113
#define PLD_CPCR_CDP		0x0001

114


115
/* LED Control

116
 *

117
 * 1: DIP swich side

118
 * 2: Reset switch side

119
 */

120
#define PLD_IOLEDCR		__reg16(PLD_BASE + 0x14002)

121
#define PLD_IOLED_1_ON		0x001

122
#define PLD_IOLED_1_OFF		0x000

123
#define PLD_IOLED_2_ON		0x002

124
#define PLD_IOLED_2_OFF		0x000

125


126
/* DIP Switch

127
 *  0: Write-protect of Flash Memory (0:protected, 1:non-protected)

128
 *  1: -

129
 *  2: -

130
 *  3: -

131
 */

132
#define PLD_IOSWSTS		__reg16(PLD_BASE + 0x14004)

133
#define	PLD_IOSWSTS_IOSW2	0x0200

134
#define	PLD_IOSWSTS_IOSW1	0x0100

135
#define	PLD_IOSWSTS_IOWP0	0x0001

136


137
/* CRC */

138
#define PLD_CRC7DATA		__reg16(PLD_BASE + 0x18000)

139
#define PLD_CRC7INDATA		__reg16(PLD_BASE + 0x18002)

140
#define PLD_CRC16DATA		__reg16(PLD_BASE + 0x18004)

141
#define PLD_CRC16INDATA		__reg16(PLD_BASE + 0x18006)

142
#define PLD_CRC16ADATA		__reg16(PLD_BASE + 0x18008)

143
#define PLD_CRC16AINDATA	__reg16(PLD_BASE + 0x1800a)

144


145
/* RTC */

146
#define PLD_RTCCR		__reg16(PLD_BASE + 0x1c000)

147
#define PLD_RTCBAUR		__reg16(PLD_BASE + 0x1c002)

148
#define PLD_RTCWRDATA		__reg16(PLD_BASE + 0x1c004)

149
#define PLD_RTCRDDATA		__reg16(PLD_BASE + 0x1c006)

150
#define PLD_RTCRSTODT		__reg16(PLD_BASE + 0x1c008)

151


152
/* SIM Card */

153
#define PLD_SCCR		__reg16(PLD_BASE + 0x38000)

154
#define PLD_SCMOD		__reg16(PLD_BASE + 0x38004)

155
#define PLD_SCSTS		__reg16(PLD_BASE + 0x38006)

156
#define PLD_SCINTCR		__reg16(PLD_BASE + 0x38008)

157
#define PLD_SCBAUR		__reg16(PLD_BASE + 0x3800a)

158
#define PLD_SCTXB		__reg16(PLD_BASE + 0x3800c)

159
#define PLD_SCRXB		__reg16(PLD_BASE + 0x3800e)

160


161
#endif /* _M32104UT_M32104UT_PLD_H */

162


163