CoCalc -- m32r_mp

GitHub Repository: awilliam/linux-vfio
Path: blob/master/arch/m32r/include/asm/m32r_mp_fpga.h
¹⁰⁸¹⁸ views
1
#ifndef _ASM_M32R_M32R_MP_FPGA_
2
#define _ASM_M32R_M32R_MP_FPGA_
3

4
/*
5
 * Renesas M32R-MP-FPGA
6
 *
7
 * Copyright (c) 2002  Hitoshi Yamamoto
8
 * Copyright (c) 2003, 2004  Renesas Technology Corp.
9
 */
10

11
/*
12
 * ========================================================
13
 * M32R-MP-FPGA Memory Map
14
 * ========================================================
15
 * 0x00000000 : Block#0 : 64[MB]
16
 *              0x03E00000 : SFR
17
 *                           0x03E00000 : reserved
18
 *                           0x03EF0000 : FPGA
19
 *                           0x03EF1000 : reserved
20
 *                           0x03EF4000 : CKM
21
 *                           0x03EF4000 : BSELC
22
 *                           0x03EF5000 : reserved
23
 *                           0x03EFC000 : MFT
24
 *                           0x03EFD000 : SIO
25
 *                           0x03EFE000 : reserved
26
 *                           0x03EFF000 : ICU
27
 *              0x03F00000 : Internal SRAM 64[KB]
28
 *              0x03F10000 : reserved
29
 * --------------------------------------------------------
30
 * 0x04000000 : Block#1 : 64[MB]
31
 *              0x04000000 : Debug board SRAM 4[MB]
32
 *              0x04400000 : reserved
33
 * --------------------------------------------------------
34
 * 0x08000000 : Block#2 : 64[MB]
35
 * --------------------------------------------------------
36
 * 0x0C000000 : Block#3 : 64[MB]
37
 * --------------------------------------------------------
38
 * 0x10000000 : Block#4 : 64[MB]
39
 * --------------------------------------------------------
40
 * 0x14000000 : Block#5 : 64[MB]
41
 * --------------------------------------------------------
42
 * 0x18000000 : Block#6 : 64[MB]
43
 * --------------------------------------------------------
44
 * 0x1C000000 : Block#7 : 64[MB]
45
 * --------------------------------------------------------
46
 * 0xFE000000 : TLB
47
 *              0xFE000000 : ITLB
48
 *              0xFE000080 : reserved
49
 *              0xFE000800 : DTLB
50
 *              0xFE000880 : reserved
51
 * --------------------------------------------------------
52
 * 0xFF000000 : System area
53
 *              0xFFFF0000 : MMU
54
 *              0xFFFF0030 : reserved
55
 *              0xFFFF8000 : Debug function
56
 *              0xFFFFA000 : reserved
57
 *              0xFFFFC000 : CPU control
58
 * 0xFFFFFFFF
59
 * ========================================================
60
 */
61

62
/*======================================================================*
63
 * Special Function Register
64
 *======================================================================*/
65
#define M32R_SFR_OFFSET  (0x00E00000)  /* 0x03E00000-0x03EFFFFF 1[MB] */
66

67
/*
68
 * FPGA registers.
69
 */
70
#define M32R_FPGA_TOP  (0x000F0000+M32R_SFR_OFFSET)
71

72
#define M32R_FPGA_NUM_OF_CPUS_PORTL  (0x00+M32R_FPGA_TOP)
73
#define M32R_FPGA_CPU_NAME0_PORTL    (0x10+M32R_FPGA_TOP)
74
#define M32R_FPGA_CPU_NAME1_PORTL    (0x14+M32R_FPGA_TOP)
75
#define M32R_FPGA_CPU_NAME2_PORTL    (0x18+M32R_FPGA_TOP)
76
#define M32R_FPGA_CPU_NAME3_PORTL    (0x1C+M32R_FPGA_TOP)
77
#define M32R_FPGA_MODEL_ID0_PORTL    (0x20+M32R_FPGA_TOP)
78
#define M32R_FPGA_MODEL_ID1_PORTL    (0x24+M32R_FPGA_TOP)
79
#define M32R_FPGA_MODEL_ID2_PORTL    (0x28+M32R_FPGA_TOP)
80
#define M32R_FPGA_MODEL_ID3_PORTL    (0x2C+M32R_FPGA_TOP)
81
#define M32R_FPGA_VERSION0_PORTL     (0x30+M32R_FPGA_TOP)
82
#define M32R_FPGA_VERSION1_PORTL     (0x34+M32R_FPGA_TOP)
83

84
/*
85
 * Clock and Power Manager registers.
86
 */
87
#define M32R_CPM_OFFSET  (0x000F4000+M32R_SFR_OFFSET)
88

89
#define M32R_CPM_CPUCLKCR_PORTL  (0x00+M32R_CPM_OFFSET)
90
#define M32R_CPM_CLKMOD_PORTL    (0x04+M32R_CPM_OFFSET)
91
#define M32R_CPM_PLLCR_PORTL     (0x08+M32R_CPM_OFFSET)
92

93
/*
94
 * Block SELect Controller registers.
95
 */
96
#define M32R_BSELC_OFFSET  (0x000F5000+M32R_SFR_OFFSET)
97

98
#define M32R_BSEL0_CR0_PORTL  (0x000+M32R_BSELC_OFFSET)
99
#define M32R_BSEL0_CR1_PORTL  (0x004+M32R_BSELC_OFFSET)
100
#define M32R_BSEL1_CR0_PORTL  (0x100+M32R_BSELC_OFFSET)
101
#define M32R_BSEL1_CR1_PORTL  (0x104+M32R_BSELC_OFFSET)
102
#define M32R_BSEL2_CR0_PORTL  (0x200+M32R_BSELC_OFFSET)
103
#define M32R_BSEL2_CR1_PORTL  (0x204+M32R_BSELC_OFFSET)
104
#define M32R_BSEL3_CR0_PORTL  (0x300+M32R_BSELC_OFFSET)
105
#define M32R_BSEL3_CR1_PORTL  (0x304+M32R_BSELC_OFFSET)
106
#define M32R_BSEL4_CR0_PORTL  (0x400+M32R_BSELC_OFFSET)
107
#define M32R_BSEL4_CR1_PORTL  (0x404+M32R_BSELC_OFFSET)
108
#define M32R_BSEL5_CR0_PORTL  (0x500+M32R_BSELC_OFFSET)
109
#define M32R_BSEL5_CR1_PORTL  (0x504+M32R_BSELC_OFFSET)
110
#define M32R_BSEL6_CR0_PORTL  (0x600+M32R_BSELC_OFFSET)
111
#define M32R_BSEL6_CR1_PORTL  (0x604+M32R_BSELC_OFFSET)
112
#define M32R_BSEL7_CR0_PORTL  (0x700+M32R_BSELC_OFFSET)
113
#define M32R_BSEL7_CR1_PORTL  (0x704+M32R_BSELC_OFFSET)
114

115
/*
116
 * Multi Function Timer registers.
117
 */
118
#define M32R_MFT_OFFSET        (0x000FC000+M32R_SFR_OFFSET)
119

120
#define M32R_MFTCR_PORTL       (0x000+M32R_MFT_OFFSET)  /* MFT control */
121
#define M32R_MFTRPR_PORTL      (0x004+M32R_MFT_OFFSET)  /* MFT real port */
122

123
#define M32R_MFT0_OFFSET       (0x100+M32R_MFT_OFFSET)
124
#define M32R_MFT0MOD_PORTL     (0x00+M32R_MFT0_OFFSET)  /* MFT0 mode */
125
#define M32R_MFT0BOS_PORTL     (0x04+M32R_MFT0_OFFSET)  /* MFT0 b-port output status */
126
#define M32R_MFT0CUT_PORTL     (0x08+M32R_MFT0_OFFSET)  /* MFT0 count */
127
#define M32R_MFT0RLD_PORTL     (0x0C+M32R_MFT0_OFFSET)  /* MFT0 reload */
128
#define M32R_MFT0CMPRLD_PORTL  (0x10+M32R_MFT0_OFFSET)  /* MFT0 compare reload */
129

130
#define M32R_MFT1_OFFSET       (0x200+M32R_MFT_OFFSET)
131
#define M32R_MFT1MOD_PORTL     (0x00+M32R_MFT1_OFFSET)  /* MFT1 mode */
132
#define M32R_MFT1BOS_PORTL     (0x04+M32R_MFT1_OFFSET)  /* MFT1 b-port output status */
133
#define M32R_MFT1CUT_PORTL     (0x08+M32R_MFT1_OFFSET)  /* MFT1 count */
134
#define M32R_MFT1RLD_PORTL     (0x0C+M32R_MFT1_OFFSET)  /* MFT1 reload */
135
#define M32R_MFT1CMPRLD_PORTL  (0x10+M32R_MFT1_OFFSET)  /* MFT1 compare reload */
136

137
#define M32R_MFT2_OFFSET       (0x300+M32R_MFT_OFFSET)
138
#define M32R_MFT2MOD_PORTL     (0x00+M32R_MFT2_OFFSET)  /* MFT2 mode */
139
#define M32R_MFT2BOS_PORTL     (0x04+M32R_MFT2_OFFSET)  /* MFT2 b-port output status */
140
#define M32R_MFT2CUT_PORTL     (0x08+M32R_MFT2_OFFSET)  /* MFT2 count */
141
#define M32R_MFT2RLD_PORTL     (0x0C+M32R_MFT2_OFFSET)  /* MFT2 reload */
142
#define M32R_MFT2CMPRLD_PORTL  (0x10+M32R_MFT2_OFFSET)  /* MFT2 compare reload */
143

144
#define M32R_MFT3_OFFSET       (0x400+M32R_MFT_OFFSET)
145
#define M32R_MFT3MOD_PORTL     (0x00+M32R_MFT3_OFFSET)  /* MFT3 mode */
146
#define M32R_MFT3BOS_PORTL     (0x04+M32R_MFT3_OFFSET)  /* MFT3 b-port output status */
147
#define M32R_MFT3CUT_PORTL     (0x08+M32R_MFT3_OFFSET)  /* MFT3 count */
148
#define M32R_MFT3RLD_PORTL     (0x0C+M32R_MFT3_OFFSET)  /* MFT3 reload */
149
#define M32R_MFT3CMPRLD_PORTL  (0x10+M32R_MFT3_OFFSET)  /* MFT3 compare reload */
150

151
#define M32R_MFT4_OFFSET       (0x500+M32R_MFT_OFFSET)
152
#define M32R_MFT4MOD_PORTL     (0x00+M32R_MFT4_OFFSET)  /* MFT4 mode */
153
#define M32R_MFT4BOS_PORTL     (0x04+M32R_MFT4_OFFSET)  /* MFT4 b-port output status */
154
#define M32R_MFT4CUT_PORTL     (0x08+M32R_MFT4_OFFSET)  /* MFT4 count */
155
#define M32R_MFT4RLD_PORTL     (0x0C+M32R_MFT4_OFFSET)  /* MFT4 reload */
156
#define M32R_MFT4CMPRLD_PORTL  (0x10+M32R_MFT4_OFFSET)  /* MFT4 compare reload */
157

158
#define M32R_MFT5_OFFSET       (0x600+M32R_MFT_OFFSET)
159
#define M32R_MFT5MOD_PORTL     (0x00+M32R_MFT5_OFFSET)  /* MFT4 mode */
160
#define M32R_MFT5BOS_PORTL     (0x04+M32R_MFT5_OFFSET)  /* MFT4 b-port output status */
161
#define M32R_MFT5CUT_PORTL     (0x08+M32R_MFT5_OFFSET)  /* MFT4 count */
162
#define M32R_MFT5RLD_PORTL     (0x0C+M32R_MFT5_OFFSET)  /* MFT4 reload */
163
#define M32R_MFT5CMPRLD_PORTL  (0x10+M32R_MFT5_OFFSET)  /* MFT4 compare reload */
164

165
#define M32R_MFTCR_MFT0MSK  (1UL<<15)  /* b16 */
166
#define M32R_MFTCR_MFT1MSK  (1UL<<14)  /* b17 */
167
#define M32R_MFTCR_MFT2MSK  (1UL<<13)  /* b18 */
168
#define M32R_MFTCR_MFT3MSK  (1UL<<12)  /* b19 */
169
#define M32R_MFTCR_MFT4MSK  (1UL<<11)  /* b20 */
170
#define M32R_MFTCR_MFT5MSK  (1UL<<10)  /* b21 */
171
#define M32R_MFTCR_MFT0EN   (1UL<<7)   /* b24 */
172
#define M32R_MFTCR_MFT1EN   (1UL<<6)   /* b25 */
173
#define M32R_MFTCR_MFT2EN   (1UL<<5)   /* b26 */
174
#define M32R_MFTCR_MFT3EN   (1UL<<4)   /* b27 */
175
#define M32R_MFTCR_MFT4EN   (1UL<<3)   /* b28 */
176
#define M32R_MFTCR_MFT5EN   (1UL<<2)   /* b29 */
177

178
#define M32R_MFTMOD_CC_MASK    (1UL<<15)  /* b16 */
179
#define M32R_MFTMOD_TCCR       (1UL<<13)  /* b18 */
180
#define M32R_MFTMOD_GTSEL000   (0UL<<8)   /* b21-23 : 000 */
181
#define M32R_MFTMOD_GTSEL001   (1UL<<8)   /* b21-23 : 001 */
182
#define M32R_MFTMOD_GTSEL010   (2UL<<8)   /* b21-23 : 010 */
183
#define M32R_MFTMOD_GTSEL011   (3UL<<8)   /* b21-23 : 011 */
184
#define M32R_MFTMOD_GTSEL110   (6UL<<8)   /* b21-23 : 110 */
185
#define M32R_MFTMOD_GTSEL111   (7UL<<8)   /* b21-23 : 111 */
186
#define M32R_MFTMOD_CMSEL      (1UL<<3)   /* b28 */
187
#define M32R_MFTMOD_CSSEL000   (0UL<<0)   /* b29-b31 : 000 */
188
#define M32R_MFTMOD_CSSEL001   (1UL<<0)   /* b29-b31 : 001 */
189
#define M32R_MFTMOD_CSSEL010   (2UL<<0)   /* b29-b31 : 010 */
190
#define M32R_MFTMOD_CSSEL011   (3UL<<0)   /* b29-b31 : 011 */
191
#define M32R_MFTMOD_CSSEL100   (4UL<<0)   /* b29-b31 : 100 */
192
#define M32R_MFTMOD_CSSEL110   (6UL<<0)   /* b29-b31 : 110 */
193

194
/*
195
 * Serial I/O registers.
196
 */
197
#define M32R_SIO_OFFSET  (0x000FD000+M32R_SFR_OFFSET)
198

199
#define M32R_SIO0_CR_PORTL     (0x000+M32R_SIO_OFFSET)
200
#define M32R_SIO0_MOD0_PORTL   (0x004+M32R_SIO_OFFSET)
201
#define M32R_SIO0_MOD1_PORTL   (0x008+M32R_SIO_OFFSET)
202
#define M32R_SIO0_STS_PORTL    (0x00C+M32R_SIO_OFFSET)
203
#define M32R_SIO0_TRCR_PORTL   (0x010+M32R_SIO_OFFSET)
204
#define M32R_SIO0_BAUR_PORTL   (0x014+M32R_SIO_OFFSET)
205
#define M32R_SIO0_RBAUR_PORTL  (0x018+M32R_SIO_OFFSET)
206
#define M32R_SIO0_TXB_PORTL    (0x01C+M32R_SIO_OFFSET)
207
#define M32R_SIO0_RXB_PORTL    (0x020+M32R_SIO_OFFSET)
208

209
/*
210
 * Interrupt Control Unit registers.
211
 */
212
#define M32R_ICU_OFFSET  (0x000FF000+M32R_SFR_OFFSET)
213

214
#define M32R_ICU_ISTS_PORTL     (0x004+M32R_ICU_OFFSET)
215
#define M32R_ICU_IREQ0_PORTL    (0x008+M32R_ICU_OFFSET)
216
#define M32R_ICU_IREQ1_PORTL    (0x00C+M32R_ICU_OFFSET)
217
#define M32R_ICU_SBICR_PORTL    (0x018+M32R_ICU_OFFSET)
218
#define M32R_ICU_IMASK_PORTL    (0x01C+M32R_ICU_OFFSET)
219
#define M32R_ICU_CR1_PORTL      (0x200+M32R_ICU_OFFSET)  /* INT0 */
220
#define M32R_ICU_CR2_PORTL      (0x204+M32R_ICU_OFFSET)  /* INT1 */
221
#define M32R_ICU_CR3_PORTL      (0x208+M32R_ICU_OFFSET)  /* INT2 */
222
#define M32R_ICU_CR4_PORTL      (0x20C+M32R_ICU_OFFSET)  /* INT3 */
223
#define M32R_ICU_CR5_PORTL      (0x210+M32R_ICU_OFFSET)  /* INT4 */
224
#define M32R_ICU_CR6_PORTL      (0x214+M32R_ICU_OFFSET)  /* INT5 */
225
#define M32R_ICU_CR7_PORTL      (0x218+M32R_ICU_OFFSET)  /* INT6 */
226
#define M32R_ICU_CR8_PORTL      (0x218+M32R_ICU_OFFSET)  /* INT7 */
227
#define M32R_ICU_CR32_PORTL     (0x27C+M32R_ICU_OFFSET)  /* SIO0 RX */
228
#define M32R_ICU_CR33_PORTL     (0x280+M32R_ICU_OFFSET)  /* SIO0 TX */
229
#define M32R_ICU_CR40_PORTL     (0x29C+M32R_ICU_OFFSET)  /* DMAC0 */
230
#define M32R_ICU_CR41_PORTL     (0x2A0+M32R_ICU_OFFSET)  /* DMAC1 */
231
#define M32R_ICU_CR48_PORTL     (0x2BC+M32R_ICU_OFFSET)  /* MFT0 */
232
#define M32R_ICU_CR49_PORTL     (0x2C0+M32R_ICU_OFFSET)  /* MFT1 */
233
#define M32R_ICU_CR50_PORTL     (0x2C4+M32R_ICU_OFFSET)  /* MFT2 */
234
#define M32R_ICU_CR51_PORTL     (0x2C8+M32R_ICU_OFFSET)  /* MFT3 */
235
#define M32R_ICU_CR52_PORTL     (0x2CC+M32R_ICU_OFFSET)  /* MFT4 */
236
#define M32R_ICU_CR53_PORTL     (0x2D0+M32R_ICU_OFFSET)  /* MFT5 */
237
#define M32R_ICU_IPICR0_PORTL   (0x2DC+M32R_ICU_OFFSET)  /* IPI0 */
238
#define M32R_ICU_IPICR1_PORTL   (0x2E0+M32R_ICU_OFFSET)  /* IPI1 */
239
#define M32R_ICU_IPICR2_PORTL   (0x2E4+M32R_ICU_OFFSET)  /* IPI2 */
240
#define M32R_ICU_IPICR3_PORTL   (0x2E8+M32R_ICU_OFFSET)  /* IPI3 */
241
#define M32R_ICU_IPICR4_PORTL   (0x2EC+M32R_ICU_OFFSET)  /* IPI4 */
242
#define M32R_ICU_IPICR5_PORTL   (0x2F0+M32R_ICU_OFFSET)  /* IPI5 */
243
#define M32R_ICU_IPICR6_PORTL   (0x2F4+M32R_ICU_OFFSET)  /* IPI6 */
244
#define M32R_ICU_IPICR7_PORTL   (0x2FC+M32R_ICU_OFFSET)  /* IPI7 */
245

246
#define M32R_ICUISTS_VECB(val)  ((val>>28) & 0xF)
247
#define M32R_ICUISTS_ISN(val)   ((val>>22) & 0x3F)
248
#define M32R_ICUISTS_PIML(val)  ((val>>16) & 0x7)
249

250
#define M32R_ICUIMASK_IMSK0  (0UL<<16)  /* b13-b15: Disable interrupt */
251
#define M32R_ICUIMASK_IMSK1  (1UL<<16)  /* b13-b15: Enable level 0 interrupt */
252
#define M32R_ICUIMASK_IMSK2  (2UL<<16)  /* b13-b15: Enable level 0,1 interrupt */
253
#define M32R_ICUIMASK_IMSK3  (3UL<<16)  /* b13-b15: Enable level 0-2 interrupt */
254
#define M32R_ICUIMASK_IMSK4  (4UL<<16)  /* b13-b15: Enable level 0-3 interrupt */
255
#define M32R_ICUIMASK_IMSK5  (5UL<<16)  /* b13-b15: Enable level 0-4 interrupt */
256
#define M32R_ICUIMASK_IMSK6  (6UL<<16)  /* b13-b15: Enable level 0-5 interrupt */
257
#define M32R_ICUIMASK_IMSK7  (7UL<<16)  /* b13-b15: Enable level 0-6 interrupt */
258

259
#define M32R_ICUCR_IEN      (1UL<<12)  /* b19: Interrupt enable */
260
#define M32R_ICUCR_IRQ      (1UL<<8)   /* b23: Interrupt request */
261
#define M32R_ICUCR_ISMOD00  (0UL<<4)   /* b26-b27: Interrupt sense mode Edge HtoL */
262
#define M32R_ICUCR_ISMOD01  (1UL<<4)   /* b26-b27: Interrupt sense mode Level L */
263
#define M32R_ICUCR_ISMOD10  (2UL<<4)   /* b26-b27: Interrupt sense mode Edge LtoH*/
264
#define M32R_ICUCR_ISMOD11  (3UL<<4)   /* b26-b27: Interrupt sense mode Level H */
265
#define M32R_ICUCR_ILEVEL0  (0UL<<0)   /* b29-b31: Interrupt priority level 0 */
266
#define M32R_ICUCR_ILEVEL1  (1UL<<0)   /* b29-b31: Interrupt priority level 1 */
267
#define M32R_ICUCR_ILEVEL2  (2UL<<0)   /* b29-b31: Interrupt priority level 2 */
268
#define M32R_ICUCR_ILEVEL3  (3UL<<0)   /* b29-b31: Interrupt priority level 3 */
269
#define M32R_ICUCR_ILEVEL4  (4UL<<0)   /* b29-b31: Interrupt priority level 4 */
270
#define M32R_ICUCR_ILEVEL5  (5UL<<0)   /* b29-b31: Interrupt priority level 5 */
271
#define M32R_ICUCR_ILEVEL6  (6UL<<0)   /* b29-b31: Interrupt priority level 6 */
272
#define M32R_ICUCR_ILEVEL7  (7UL<<0)   /* b29-b31: Disable interrupt */
273
#define M32R_ICUCR_ILEVEL_MASK  (7UL)
274

275
#define M32R_IRQ_INT0    (1)   /* INT0 */
276
#define M32R_IRQ_INT1    (2)   /* INT1 */
277
#define M32R_IRQ_INT2    (3)   /* INT2 */
278
#define M32R_IRQ_INT3    (4)   /* INT3 */
279
#define M32R_IRQ_INT4    (5)   /* INT4 */
280
#define M32R_IRQ_INT5    (6)   /* INT5 */
281
#define M32R_IRQ_INT6    (7)   /* INT6 */
282
#define M32R_IRQ_INT7    (8)   /* INT7 */
283
#define M32R_IRQ_MFT0    (16)  /* MFT0 */
284
#define M32R_IRQ_MFT1    (17)  /* MFT1 */
285
#define M32R_IRQ_MFT2    (18)  /* MFT2 */
286
#define M32R_IRQ_MFT3    (19)  /* MFT3 */
287
#define M32R_IRQ_MFT4    (20)  /* MFT4 */
288
#define M32R_IRQ_MFT5    (21)  /* MFT5 */
289
#define M32R_IRQ_DMAC0   (32)  /* DMAC0 */
290
#define M32R_IRQ_DMAC1   (33)  /* DMAC1 */
291
#define M32R_IRQ_SIO0_R  (48)  /* SIO0 receive */
292
#define M32R_IRQ_SIO0_S  (49)  /* SIO0 send    */
293
#define M32R_IRQ_SIO1_R  (50)  /* SIO1 send    */
294
#define M32R_IRQ_SIO1_S  (51)  /* SIO1 receive */
295
#define M32R_IRQ_IPI0    (56)  /* IPI0 */
296
#define M32R_IRQ_IPI1    (57)  /* IPI1 */
297
#define M32R_IRQ_IPI2    (58)  /* IPI2 */
298
#define M32R_IRQ_IPI3    (59)  /* IPI3 */
299
#define M32R_IRQ_IPI4    (60)  /* IPI4 */
300
#define M32R_IRQ_IPI5    (61)  /* IPI5 */
301
#define M32R_IRQ_IPI6    (62)  /* IPI6 */
302
#define M32R_IRQ_IPI7    (63)  /* IPI7 */
303

304
/*======================================================================*
305
 * CPU
306
 *======================================================================*/
307

308
#define M32R_CPUID_PORTL   (0xFFFFFFE0)
309
#define M32R_MCICAR_PORTL  (0xFFFFFFF0)
310
#define M32R_MCDCAR_PORTL  (0xFFFFFFF4)
311
#define M32R_MCCR_PORTL    (0xFFFFFFFC)
312

313
#endif  /* _ASM_M32R_M32R_MP_FPGA_ */
314

315
Product

Resources

Company
