Path: blob/master/arch/mips/pmc-sierra/yosemite/atmel_read_eeprom.h
15118 views
/*1* arch/mips/pmc-sierra/yosemite/atmel_read_eeprom.c2*3* Copyright (C) 2003 PMC-Sierra Inc.4* Author: Manish Lachwani ([email protected])5* Copyright (C) 2005 Ralf Baechle ([email protected])6*7* This program is free software; you can redistribute it and/or modify it8* under the terms of the GNU General Public License as published by the9* Free Software Foundation; either version 2 of the License, or (at your10* option) any later version.11*12* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED13* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF14* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN15* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,16* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT17* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF18* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON19* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT20* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF21* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.22*23* You should have received a copy of the GNU General Public License along24* with this program; if not, write to the Free Software Foundation, Inc.,25* 675 Mass Ave, Cambridge, MA 02139, USA.26*/2728/*29* Header file for atmel_read_eeprom.c30*/3132#include <linux/types.h>33#include <linux/pci.h>34#include <linux/kernel.h>35#include <linux/slab.h>36#include <asm/pci.h>37#include <asm/io.h>38#include <linux/init.h>39#include <asm/termios.h>40#include <asm/ioctls.h>41#include <linux/ioctl.h>42#include <linux/fcntl.h>4344#define DEFAULT_PORT "/dev/ttyS0" /* Port to open */45#define TXX 0 /* Dummy loop for spinning */4647#define BLOCK_SEL 0x0048#define SLAVE_ADDR 0xa049#define READ_BIT 0x0150#define WRITE_BIT 0x0051#define R_HEADER SLAVE_ADDR + BLOCK_SEL + READ_BIT52#define W_HEADER SLAVE_ADDR + BLOCK_SEL + WRITE_BIT5354/*55* Clock, Voltages and Data56*/57#define vcc_off (ioctl(fd, TIOCSBRK, 0))58#define vcc_on (ioctl(fd, TIOCCBRK, 0))59#define sda_hi (ioctl(fd, TIOCMBIS, &dtr))60#define sda_lo (ioctl(fd, TIOCMBIC, &dtr))61#define scl_lo (ioctl(fd, TIOCMBIC, &rts))62#define scl_hi (ioctl(fd, TIOCMBIS, &rts))6364const char rts = TIOCM_RTS;65const char dtr = TIOCM_DTR;66int fd;676869