Path: blob/master/arch/powerpc/platforms/iseries/it_lp_naca.h
10820 views
/*1* Copyright (C) 2001 Mike Corrigan IBM Corporation2*3* This program is free software; you can redistribute it and/or modify4* it under the terms of the GNU General Public License as published by5* the Free Software Foundation; either version 2 of the License, or6* (at your option) any later version.7*8* This program is distributed in the hope that it will be useful,9* but WITHOUT ANY WARRANTY; without even the implied warranty of10* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the11* GNU General Public License for more details.12*13* You should have received a copy of the GNU General Public License14* along with this program; if not, write to the Free Software15* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA16*/17#ifndef _PLATFORMS_ISERIES_IT_LP_NACA_H18#define _PLATFORMS_ISERIES_IT_LP_NACA_H1920#include <linux/types.h>2122/*23* This control block contains the data that is shared between the24* hypervisor (PLIC) and the OS.25*/2627struct ItLpNaca {28// CACHE_LINE_1 0x0000 - 0x007F Contains read-only data29u32 xDesc; // Eye catcher x00-x0330u16 xSize; // Size of this class x04-x0531u16 xIntHdlrOffset; // Offset to IntHdlr array x06-x0732u8 xMaxIntHdlrEntries; // Number of entries in array x08-x0833u8 xPrimaryLpIndex; // LP Index of Primary x09-x0934u8 xServiceLpIndex; // LP Ind of Service Focal Pointx0A-x0A35u8 xLpIndex; // LP Index x0B-x0B36u16 xMaxLpQueues; // Number of allocated queues x0C-x0D37u16 xLpQueueOffset; // Offset to start of LP queues x0E-x0F38u8 xPirEnvironMode; // Piranha or hardware x10-x1039u8 xPirConsoleMode; // Piranha console indicator x11-x1140u8 xPirDasdMode; // Piranha dasd indicator x12-x1241u8 xRsvd1_0[5]; // Reserved for Piranha related x13-x1742u8 flags; // flags, see below x18-x1F43u8 xSpVpdFormat; // VPD areas are in CSP format ...44u8 xIntProcRatio; // Ratio of int procs to procs ...45u8 xRsvd1_2[5]; // Reserved ...46u16 xRsvd1_3; // Reserved x20-x2147u16 xPlicVrmIndex; // VRM index of PLIC x22-x2348u16 xMinSupportedSlicVrmInd;// Min supported OS VRM index x24-x2549u16 xMinCompatableSlicVrmInd;// Min compatible OS VRM index x26-x2750u64 xLoadAreaAddr; // ER address of load area x28-x2F51u32 xLoadAreaChunks; // Chunks for the load area x30-x3352u32 xPaseSysCallCRMask; // Mask used to test CR before x34-x3753// doing an ASR switch on PASE54// system call.55u64 xSlicSegmentTablePtr; // Pointer to Slic seg table. x38-x3f56u8 xRsvd1_4[64]; // x40-x7F5758// CACHE_LINE_2 0x0080 - 0x00FF Contains local read-write data59u8 xRsvd2_0[128]; // Reserved x00-x7F6061// CACHE_LINE_3-6 0x0100 - 0x02FF Contains LP Queue indicators62// NB: Padding required to keep xInterruptHdlr at x300 which is required63// for v4r4 PLIC.64u8 xOldLpQueue[128]; // LP Queue needed for v4r4 100-17F65u8 xRsvd3_0[384]; // Reserved 180-2FF6667// CACHE_LINE_7-8 0x0300 - 0x03FF Contains the address of the OS interrupt68// handlers69u64 xInterruptHdlr[32]; // Interrupt handlers 300-x3FF70};7172extern struct ItLpNaca itLpNaca;7374#define ITLPNACA_LPAR 0x80 /* Is LPAR installed on the system */75#define ITLPNACA_PARTITIONED 0x40 /* Is the system partitioned */76#define ITLPNACA_HWSYNCEDTBS 0x20 /* Hardware synced TBs */77#define ITLPNACA_HMTINT 0x10 /* Utilize MHT for interrupts */7879#endif /* _PLATFORMS_ISERIES_IT_LP_NACA_H */808182