Path: blob/master/arch/sh/include/cpu-sh2a/cpu/cache.h
15162 views
/*1* include/asm-sh/cpu-sh2a/cache.h2*3* Copyright (C) 2004 Paul Mundt4*5* This file is subject to the terms and conditions of the GNU General Public6* License. See the file "COPYING" in the main directory of this archive7* for more details.8*/9#ifndef __ASM_CPU_SH2A_CACHE_H10#define __ASM_CPU_SH2A_CACHE_H1112#define L1_CACHE_SHIFT 41314#define SH_CACHE_VALID 115#define SH_CACHE_UPDATED 216#define SH_CACHE_COMBINED 417#define SH_CACHE_ASSOC 81819#define CCR 0xfffc1000 /* CCR1 */20#define CCR2 0xfffc10042122/*23* Most of the SH-2A CCR1 definitions resemble the SH-4 ones. All others not24* listed here are reserved.25*/26#define CCR_CACHE_CB 0x0000 /* Hack */27#define CCR_CACHE_OCE 0x000128#define CCR_CACHE_WT 0x000229#define CCR_CACHE_OCI 0x0008 /* OCF */30#define CCR_CACHE_ICE 0x010031#define CCR_CACHE_ICI 0x0800 /* ICF */3233#define CACHE_IC_ADDRESS_ARRAY 0xf000000034#define CACHE_OC_ADDRESS_ARRAY 0xf08000003536#define CCR_CACHE_ENABLE (CCR_CACHE_OCE | CCR_CACHE_ICE)37#define CCR_CACHE_INVALIDATE (CCR_CACHE_OCI | CCR_CACHE_ICI)38#define CCR_ICACHE_INVALIDATE CCR_CACHE_ICI39#define CCR_OCACHE_INVALIDATE CCR_CACHE_OCI40#define CACHE_PHYSADDR_MASK 0x1ffffc004142#endif /* __ASM_CPU_SH2A_CACHE_H */434445