Path: blob/master/arch/sh/include/mach-se/mach/se7721.h
15160 views
/*1* Copyright (C) 2008 Renesas Solutions Corp.2*3* Hitachi UL SolutionEngine 7721 Support.4*5* This file is subject to the terms and conditions of the GNU General Public6* License. See the file "COPYING" in the main directory of this archive7* for more details.8*9*/1011#ifndef __ASM_SH_SE7721_H12#define __ASM_SH_SE7721_H13#include <asm/addrspace.h>1415/* Box specific addresses. */16#define SE_AREA0_WIDTH 2 /* Area0: 32bit */17#define PA_ROM 0xa0000000 /* EPROM */18#define PA_ROM_SIZE 0x00200000 /* EPROM size 2M byte */19#define PA_FROM 0xa1000000 /* Flash-ROM */20#define PA_FROM_SIZE 0x01000000 /* Flash-ROM size 16M byte */21#define PA_EXT1 0xa400000022#define PA_EXT1_SIZE 0x0400000023#define PA_SDRAM 0xaC000000 /* SDRAM(Area3) 64MB */24#define PA_SDRAM_SIZE 0x040000002526#define PA_EXT4 0xb000000027#define PA_EXT4_SIZE 0x040000002829#define PA_PERIPHERAL 0xB80000003031#define PA_PCIC PA_PERIPHERAL32#define PA_MRSHPC (PA_PERIPHERAL + 0x003fffe0)33#define PA_MRSHPC_MW1 (PA_PERIPHERAL + 0x00400000)34#define PA_MRSHPC_MW2 (PA_PERIPHERAL + 0x00500000)35#define PA_MRSHPC_IO (PA_PERIPHERAL + 0x00600000)36#define MRSHPC_OPTION (PA_MRSHPC + 6)37#define MRSHPC_CSR (PA_MRSHPC + 8)38#define MRSHPC_ISR (PA_MRSHPC + 10)39#define MRSHPC_ICR (PA_MRSHPC + 12)40#define MRSHPC_CPWCR (PA_MRSHPC + 14)41#define MRSHPC_MW0CR1 (PA_MRSHPC + 16)42#define MRSHPC_MW1CR1 (PA_MRSHPC + 18)43#define MRSHPC_IOWCR1 (PA_MRSHPC + 20)44#define MRSHPC_MW0CR2 (PA_MRSHPC + 22)45#define MRSHPC_MW1CR2 (PA_MRSHPC + 24)46#define MRSHPC_IOWCR2 (PA_MRSHPC + 26)47#define MRSHPC_CDCR (PA_MRSHPC + 28)48#define MRSHPC_PCIC_INFO (PA_MRSHPC + 30)4950#define PA_LED 0xB6800000 /* 8bit LED */51#define PA_FPGA 0xB7000000 /* FPGA base address */5253#define MRSHPC_IRQ0 105455#define FPGA_ILSR1 (PA_FPGA + 0x02)56#define FPGA_ILSR2 (PA_FPGA + 0x03)57#define FPGA_ILSR3 (PA_FPGA + 0x04)58#define FPGA_ILSR4 (PA_FPGA + 0x05)59#define FPGA_ILSR5 (PA_FPGA + 0x06)60#define FPGA_ILSR6 (PA_FPGA + 0x07)61#define FPGA_ILSR7 (PA_FPGA + 0x08)62#define FPGA_ILSR8 (PA_FPGA + 0x09)6364void init_se7721_IRQ(void);6566#define __IO_PREFIX se772167#include <asm/io_generic.h>6869#endif /* __ASM_SH_SE7721_H */707172