#ifndef _SPARC64_DCR_H1#define _SPARC64_DCR_H23/* UltraSparc-III/III+ Dispatch Control Register, ASR 0x12 */4#define DCR_DPE 0x0000000000001000 /* III+: D$ Parity Error Enable */5#define DCR_OBS 0x0000000000000fc0 /* Observability Bus Controls */6#define DCR_BPE 0x0000000000000020 /* Branch Predict Enable */7#define DCR_RPE 0x0000000000000010 /* Return Address Prediction Enable */8#define DCR_SI 0x0000000000000008 /* Single Instruction Disable */9#define DCR_IPE 0x0000000000000004 /* III+: I$ Parity Error Enable */10#define DCR_IFPOE 0x0000000000000002 /* IRQ FP Operation Enable */11#define DCR_MS 0x0000000000000001 /* Multi-Scalar dispatch */1213#endif /* _SPARC64_DCR_H */141516