Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
awilliam
GitHub Repository: awilliam/linux-vfio
 Path: blob/master/arch/sparc/kernel/hvtramp.S
10818 views
1
/* hvtramp.S: Hypervisor start-cpu trampoline code.

2
 *

3
 * Copyright (C) 2007, 2008 David S. Miller <[email protected]>

4
 */

5


6
#include <linux/init.h>

7


8
#include <asm/thread_info.h>

9
#include <asm/hypervisor.h>

10
#include <asm/scratchpad.h>

11
#include <asm/spitfire.h>

12
#include <asm/hvtramp.h>

13
#include <asm/pstate.h>

14
#include <asm/ptrace.h>

15
#include <asm/head.h>

16
#include <asm/asi.h>

17
#include <asm/pil.h>

18


19
	__CPUINIT

20
	.align		8

21
	.globl		hv_cpu_startup, hv_cpu_startup_end

22


23
	/* This code executes directly out of the hypervisor

24
	 * with physical addressing (va==pa).  %o0 contains

25
	 * our client argument which for Linux points to

26
	 * a descriptor data structure which defines the

27
	 * MMU entries we need to load up.

28
	 *

29
	 * After we set things up we enable the MMU and call

30
	 * into the kernel.

31
	 *

32
	 * First setup basic privileged cpu state.

33
	 */

34
hv_cpu_startup:

35
	SET_GL(0)

36
	wrpr		%g0, PIL_NORMAL_MAX, %pil

37
	wrpr		%g0, 0, %canrestore

38
	wrpr		%g0, 0, %otherwin

39
	wrpr		%g0, 6, %cansave

40
	wrpr		%g0, 6, %cleanwin

41
	wrpr		%g0, 0, %cwp

42
	wrpr		%g0, 0, %wstate

43
	wrpr		%g0, 0, %tl

44


45
	sethi		%hi(sparc64_ttable_tl0), %g1

46
	wrpr		%g1, %tba

47


48
	mov		%o0, %l0

49


50
	lduw		[%l0 + HVTRAMP_DESCR_CPU], %g1

51
	mov		SCRATCHPAD_CPUID, %g2

52
	stxa		%g1, [%g2] ASI_SCRATCHPAD

53


54
	ldx		[%l0 + HVTRAMP_DESCR_FAULT_INFO_VA], %g2

55
	stxa		%g2, [%g0] ASI_SCRATCHPAD

56


57
	mov		0, %l1

58
	lduw		[%l0 + HVTRAMP_DESCR_NUM_MAPPINGS], %l2

59
	add		%l0, HVTRAMP_DESCR_MAPS, %l3

60


61
1:	ldx		[%l3 + HVTRAMP_MAPPING_VADDR], %o0

62
	clr		%o1

63
	ldx		[%l3 + HVTRAMP_MAPPING_TTE], %o2

64
	mov		HV_MMU_IMMU | HV_MMU_DMMU, %o3

65
	mov		HV_FAST_MMU_MAP_PERM_ADDR, %o5

66
	ta		HV_FAST_TRAP

67


68
	brnz,pn		%o0, 80f

69
	 nop

70


71
	add		%l1, 1, %l1

72
	cmp		%l1, %l2

73
	blt,a,pt	%xcc, 1b

74
	 add		%l3, HVTRAMP_MAPPING_SIZE, %l3

75


76
	ldx		[%l0 + HVTRAMP_DESCR_FAULT_INFO_PA], %o0

77
	mov		HV_FAST_MMU_FAULT_AREA_CONF, %o5

78
	ta		HV_FAST_TRAP

79


80
	brnz,pn		%o0, 80f

81
	 nop

82


83
	wrpr		%g0, (PSTATE_PRIV | PSTATE_PEF), %pstate

84


85
	ldx		[%l0 + HVTRAMP_DESCR_THREAD_REG], %l6

86


87
	mov		1, %o0

88
	set		1f, %o1

89
	mov		HV_FAST_MMU_ENABLE, %o5

90
	ta		HV_FAST_TRAP

91


92
	ba,pt		%xcc, 80f

93
	 nop

94


95
1:

96
	wr		%g0, 0, %fprs

97
	wr		%g0, ASI_P, %asi

98


99
	mov		PRIMARY_CONTEXT, %g7

100
	stxa		%g0, [%g7] ASI_MMU

101
	membar		#Sync

102


103
	mov		SECONDARY_CONTEXT, %g7

104
	stxa		%g0, [%g7] ASI_MMU

105
	membar		#Sync

106


107
	mov		%l6, %g6

108
	ldx		[%g6 + TI_TASK], %g4

109


110
	mov		1, %g5

111
	sllx		%g5, THREAD_SHIFT, %g5

112
	sub		%g5, (STACKFRAME_SZ + STACK_BIAS), %g5

113
	add		%g6, %g5, %sp

114
	mov		0, %fp

115


116
	call		init_irqwork_curcpu

117
	 nop

118
	call		hard_smp_processor_id

119
	 nop

120


121
	call		sun4v_register_mondo_queues

122
	 nop

123


124
	call		init_cur_cpu_trap

125
	 mov		%g6, %o0

126


127
	wrpr		%g0, (PSTATE_PRIV | PSTATE_PEF | PSTATE_IE), %pstate

128


129
	call		smp_callin

130
	 nop

131
	call		cpu_idle

132
	 mov		0, %o0

133
	call		cpu_panic

134
	 nop

135


136
80:	ba,pt		%xcc, 80b

137
	 nop

138


139
	.align		8

140
hv_cpu_startup_end:

141


142