CoCalc -- au8522

GitHub Repository: awilliam/linux-vfio
Path: blob/master/drivers/media/dvb/frontends/au8522_priv.h
¹⁵¹¹² views
1
/*
2
    Auvitek AU8522 QAM/8VSB demodulator driver
3

4
    Copyright (C) 2008 Steven Toth <[email protected]>
5
    Copyright (C) 2008 Devin Heitmueller <[email protected]>
6
    Copyright (C) 2005-2008 Auvitek International, Ltd.
7

8
    This program is free software; you can redistribute it and/or modify
9
    it under the terms of the GNU General Public License as published by
10
    the Free Software Foundation; either version 2 of the License, or
11
    (at your option) any later version.
12

13
    This program is distributed in the hope that it will be useful,
14
    but WITHOUT ANY WARRANTY; without even the implied warranty of
15
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
    GNU General Public License for more details.
17

18
    You should have received a copy of the GNU General Public License
19
    along with this program; if not, write to the Free Software
20
    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21

22
*/
23

24
#include <linux/kernel.h>
25
#include <linux/init.h>
26
#include <linux/module.h>
27
#include <linux/string.h>
28
#include <linux/slab.h>
29
#include <linux/delay.h>
30
#include <linux/videodev2.h>
31
#include <media/v4l2-device.h>
32
#include <linux/i2c.h>
33
#include "dvb_frontend.h"
34
#include "au8522.h"
35
#include "tuner-i2c.h"
36

37
#define AU8522_ANALOG_MODE 0
38
#define AU8522_DIGITAL_MODE 1
39

40
struct au8522_state {
41
	struct i2c_client *c;
42
	struct i2c_adapter *i2c;
43

44
	u8 operational_mode;
45

46
	/* Used for sharing of the state between analog and digital mode */
47
	struct tuner_i2c_props i2c_props;
48
	struct list_head hybrid_tuner_instance_list;
49

50
	/* configuration settings */
51
	const struct au8522_config *config;
52

53
	struct dvb_frontend frontend;
54

55
	u32 current_frequency;
56
	fe_modulation_t current_modulation;
57

58
	u32 fe_status;
59
	unsigned int led_state;
60

61
	/* Analog settings */
62
	struct v4l2_subdev sd;
63
	v4l2_std_id std;
64
	int vid_input;
65
	int aud_input;
66
	u32 id;
67
	u32 rev;
68
	u8 brightness;
69
	u8 contrast;
70
	u8 saturation;
71
	s16 hue;
72
};
73

74
/* These are routines shared by both the VSB/QAM demodulator and the analog
75
   decoder */
76
int au8522_writereg(struct au8522_state *state, u16 reg, u8 data);
77
u8 au8522_readreg(struct au8522_state *state, u16 reg);
78
int au8522_init(struct dvb_frontend *fe);
79
int au8522_sleep(struct dvb_frontend *fe);
80

81
int au8522_get_state(struct au8522_state **state, struct i2c_adapter *i2c,
82
		     u8 client_address);
83
void au8522_release_state(struct au8522_state *state);
84

85
/* REGISTERS */
86
#define AU8522_INPUT_CONTROL_REG081H			0x081
87
#define AU8522_PGA_CONTROL_REG082H			0x082
88
#define AU8522_CLAMPING_CONTROL_REG083H			0x083
89

90
#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H		0x0A3
91
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H		0x0A4
92
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H		0x0A5
93
#define AU8522_AGC_CONTROL_RANGE_REG0A6H		0x0A6
94
#define AU8522_SYSTEM_GAIN_CONTROL_REG0A7H		0x0A7
95
#define AU8522_TUNER_AGC_RF_STOP_REG0A8H  		0x0A8
96
#define AU8522_TUNER_AGC_RF_START_REG0A9H		0x0A9
97
#define AU8522_TUNER_RF_AGC_DEFAULT_REG0AAH		0x0AA
98
#define AU8522_TUNER_AGC_IF_STOP_REG0ABH		0x0AB
99
#define AU8522_TUNER_AGC_IF_START_REG0ACH		0x0AC
100
#define AU8522_TUNER_AGC_IF_DEFAULT_REG0ADH		0x0AD
101
#define AU8522_TUNER_AGC_STEP_REG0AEH			0x0AE
102
#define AU8522_TUNER_GAIN_STEP_REG0AFH			0x0AF
103

104
/* Receiver registers */
105
#define AU8522_FRMREGTHRD1_REG0B0H			0x0B0
106
#define AU8522_FRMREGAGC1H_REG0B1H 			0x0B1
107
#define AU8522_FRMREGSHIFT1_REG0B2H 			0x0B2
108
#define AU8522_TOREGAGC1_REG0B3H 			0x0B3
109
#define AU8522_TOREGASHIFT1_REG0B4H 			0x0B4
110
#define AU8522_FRMREGBBH_REG0B5H			0x0B5
111
#define AU8522_FRMREGBBM_REG0B6H 			0x0B6
112
#define AU8522_FRMREGBBL_REG0B7H     			0x0B7
113
/* 0xB8 TO 0xD7 are the filter coefficients */
114
#define AU8522_FRMREGTHRD2_REG0D8H 			0x0D8
115
#define AU8522_FRMREGAGC2H_REG0D9H 			0x0D9
116
#define AU8522_TOREGAGC2_REG0DAH 			0x0DA
117
#define AU8522_TOREGSHIFT2_REG0DBH 			0x0DB
118
#define AU8522_FRMREGPILOTH_REG0DCH			0x0DC
119
#define AU8522_FRMREGPILOTM_REG0DDH			0x0DD
120
#define AU8522_FRMREGPILOTL_REG0DEH			0x0DE
121
#define AU8522_TOREGFREQ_REG0DFH			0x0DF
122

123
#define AU8522_RX_PGA_RFOUT_REG0EBH			0x0EB
124
#define AU8522_RX_PGA_IFOUT_REG0ECH			0x0EC
125
#define AU8522_RX_PGA_PGAOUT_REG0EDH			0x0ED
126

127
#define AU8522_CHIP_MODE_REG0FEH			0x0FE
128

129
/* I2C bus control registers */
130
#define AU8522_I2C_CONTROL_REG0_REG090H    		0x090
131
#define AU8522_I2C_CONTROL_REG1_REG091H    		0x091
132
#define AU8522_I2C_STATUS_REG092H          		0x092
133
#define AU8522_I2C_WR_DATA0_REG093H			0x093
134
#define AU8522_I2C_WR_DATA1_REG094H			0x094
135
#define AU8522_I2C_WR_DATA2_REG095H			0x095
136
#define AU8522_I2C_WR_DATA3_REG096H			0x096
137
#define AU8522_I2C_WR_DATA4_REG097H			0x097
138
#define AU8522_I2C_WR_DATA5_REG098H			0x098
139
#define AU8522_I2C_WR_DATA6_REG099H			0x099
140
#define AU8522_I2C_WR_DATA7_REG09AH			0x09A
141
#define AU8522_I2C_RD_DATA0_REG09BH			0x09B
142
#define AU8522_I2C_RD_DATA1_REG09CH			0x09C
143
#define AU8522_I2C_RD_DATA2_REG09DH			0x09D
144
#define AU8522_I2C_RD_DATA3_REG09EH			0x09E
145
#define AU8522_I2C_RD_DATA4_REG09FH			0x09F
146
#define AU8522_I2C_RD_DATA5_REG0A0H			0x0A0
147
#define AU8522_I2C_RD_DATA6_REG0A1H			0x0A1
148
#define AU8522_I2C_RD_DATA7_REG0A2H			0x0A2
149

150
#define AU8522_ENA_USB_REG101H				0x101
151

152
#define AU8522_I2S_CTRL_0_REG110H  			0x110
153
#define AU8522_I2S_CTRL_1_REG111H 			0x111
154
#define AU8522_I2S_CTRL_2_REG112H 			0x112
155

156
#define AU8522_FRMREGFFECONTROL_REG121H    		0x121
157
#define AU8522_FRMREGDFECONTROL_REG122H    		0x122
158

159
#define AU8522_CARRFREQOFFSET0_REG201H 			0x201
160
#define AU8522_CARRFREQOFFSET1_REG202H			0x202
161

162
#define AU8522_DECIMATION_GAIN_REG21AH			0x21A
163
#define AU8522_FRMREGIFSLP_REG21BH 			0x21B
164
#define AU8522_FRMREGTHRDL2_REG21CH 			0x21C
165
#define AU8522_FRMREGSTEP3DB_REG21DH 			0x21D
166
#define AU8522_DAGC_GAIN_ADJUSTMENT_REG21EH		0x21E
167
#define AU8522_FRMREGPLLMODE_REG21FH 			0x21F
168
#define AU8522_FRMREGCSTHRD_REG220H 			0x220
169
#define AU8522_FRMREGCRLOCKDMAX_REG221H 		0x221
170
#define AU8522_FRMREGCRPERIODMASK_REG222H 		0x222
171
#define AU8522_FRMREGCRLOCK0THH_REG223H 		0x223
172
#define AU8522_FRMREGCRLOCK1THH_REG224H 		0x224
173
#define AU8522_FRMREGCRLOCK0THL_REG225H 		0x225
174
#define AU8522_FRMREGCRLOCK1THL_REG226H 		0x226
175
#define AU_FRMREGPLLACQPHASESCL_REG227H			0x227
176
#define AU8522_FRMREGFREQFBCTRL_REG228H 		0x228
177

178
/* Analog TV Decoder */
179
#define AU8522_TVDEC_STATUS_REG000H			0x000
180
#define AU8522_TVDEC_INT_STATUS_REG001H			0x001
181
#define AU8522_TVDEC_MACROVISION_STATUS_REG002H 	0x002
182
#define AU8522_TVDEC_SHARPNESSREG009H			0x009
183
#define AU8522_TVDEC_BRIGHTNESS_REG00AH			0x00A
184
#define AU8522_TVDEC_CONTRAST_REG00BH			0x00B
185
#define AU8522_TVDEC_SATURATION_CB_REG00CH		0x00C
186
#define AU8522_TVDEC_SATURATION_CR_REG00DH		0x00D
187
#define AU8522_TVDEC_HUE_H_REG00EH			0x00E
188
#define AU8522_TVDEC_HUE_L_REG00FH                   	0x00F
189
#define AU8522_TVDEC_INT_MASK_REG010H			0x010
190
#define AU8522_VIDEO_MODE_REG011H			0x011
191
#define AU8522_TVDEC_PGA_REG012H			0x012
192
#define AU8522_TVDEC_COMB_MODE_REG015H			0x015
193
#define AU8522_REG016H                            	0x016
194
#define AU8522_TVDED_DBG_MODE_REG060H			0x060
195
#define AU8522_TVDEC_FORMAT_CTRL1_REG061H		0x061
196
#define AU8522_TVDEC_FORMAT_CTRL2_REG062H		0x062
197
#define AU8522_TVDEC_VCR_DET_LLIM_REG063H		0x063
198
#define AU8522_TVDEC_VCR_DET_HLIM_REG064H		0x064
199
#define AU8522_TVDEC_COMB_VDIF_THR1_REG065H		0x065
200
#define AU8522_TVDEC_COMB_VDIF_THR2_REG066H		0x066
201
#define AU8522_TVDEC_COMB_VDIF_THR3_REG067H		0x067
202
#define AU8522_TVDEC_COMB_NOTCH_THR_REG068H		0x068
203
#define AU8522_TVDEC_COMB_HDIF_THR1_REG069H   		0x069
204
#define AU8522_TVDEC_COMB_HDIF_THR2_REG06AH		0x06A
205
#define AU8522_TVDEC_COMB_HDIF_THR3_REG06BH   		0x06B
206
#define AU8522_TVDEC_COMB_DCDIF_THR1_REG06CH  		0x06C
207
#define AU8522_TVDEC_COMB_DCDIF_THR2_REG06DH 		0x06D
208
#define AU8522_TVDEC_COMB_DCDIF_THR3_REG06EH       	0x06E
209
#define AU8522_TVDEC_UV_SEP_THR_REG06FH  		0x06F
210
#define AU8522_TVDEC_COMB_DC_THR1_NTSC_REG070H		0x070
211
#define AU8522_TVDEC_COMB_DC_THR2_NTSC_REG073H		0x073
212
#define AU8522_TVDEC_DCAGC_CTRL_REG077H			0x077
213
#define AU8522_TVDEC_PIC_START_ADJ_REG078H		0x078
214
#define AU8522_TVDEC_AGC_HIGH_LIMIT_REG079H		0x079
215
#define AU8522_TVDEC_MACROVISION_SYNC_THR_REG07AH	0x07A
216
#define AU8522_TVDEC_INTRP_CTRL_REG07BH			0x07B
217
#define AU8522_TVDEC_PLL_STATUS_REG07EH			0x07E
218
#define AU8522_TVDEC_FSC_FREQ_REG07FH			0x07F
219

220
#define AU8522_TVDEC_AGC_LOW_LIMIT_REG0E4H		0x0E4
221
#define AU8522_TOREGAAGC_REG0E5H			0x0E5
222

223
#define AU8522_TVDEC_CHROMA_AGC_REG401H		0x401
224
#define AU8522_TVDEC_CHROMA_SFT_REG402H		0x402
225
#define AU8522_FILTER_COEF_R410     		0x410
226
#define AU8522_FILTER_COEF_R411     		0x411
227
#define AU8522_FILTER_COEF_R412     		0x412
228
#define AU8522_FILTER_COEF_R413     		0x413
229
#define AU8522_FILTER_COEF_R414     		0x414
230
#define AU8522_FILTER_COEF_R415     		0x415
231
#define AU8522_FILTER_COEF_R416     		0x416
232
#define AU8522_FILTER_COEF_R417     		0x417
233
#define AU8522_FILTER_COEF_R418     		0x418
234
#define AU8522_FILTER_COEF_R419     		0x419
235
#define AU8522_FILTER_COEF_R41A     		0x41A
236
#define AU8522_FILTER_COEF_R41B     		0x41B
237
#define AU8522_FILTER_COEF_R41C     		0x41C
238
#define AU8522_FILTER_COEF_R41D     		0x41D
239
#define AU8522_FILTER_COEF_R41E     		0x41E
240
#define AU8522_FILTER_COEF_R41F     		0x41F
241
#define AU8522_FILTER_COEF_R420     		0x420
242
#define AU8522_FILTER_COEF_R421     		0x421
243
#define AU8522_FILTER_COEF_R422     		0x422
244
#define AU8522_FILTER_COEF_R423     		0x423
245
#define AU8522_FILTER_COEF_R424     		0x424
246
#define AU8522_FILTER_COEF_R425     		0x425
247
#define AU8522_FILTER_COEF_R426     		0x426
248
#define AU8522_FILTER_COEF_R427     		0x427
249
#define AU8522_FILTER_COEF_R428     		0x428
250
#define AU8522_FILTER_COEF_R429     		0x429
251
#define AU8522_FILTER_COEF_R42A     		0x42A
252
#define AU8522_FILTER_COEF_R42B     		0x42B
253
#define AU8522_FILTER_COEF_R42C     		0x42C
254
#define AU8522_FILTER_COEF_R42D     		0x42D
255

256
/* VBI Control Registers */
257
#define AU8522_TVDEC_VBI_RX_FIFO_CONTAIN_REG004H  	0x004
258
#define AU8522_TVDEC_VBI_TX_FIFO_CONTAIN_REG005H  	0x005
259
#define AU8522_TVDEC_VBI_RX_FIFO_READ_REG006H      	0x006
260
#define AU8522_TVDEC_VBI_FIFO_STATUS_REG007H       	0x007
261
#define AU8522_TVDEC_VBI_CTRL_H_REG017H			0x017
262
#define AU8522_TVDEC_VBI_CTRL_L_REG018H			0x018
263
#define AU8522_TVDEC_VBI_USER_TOTAL_BITS_REG019H	0x019
264
#define AU8522_TVDEC_VBI_USER_TUNIT_H_REG01AH		0x01A
265
#define AU8522_TVDEC_VBI_USER_TUNIT_L_REG01BH		0x01B
266
#define AU8522_TVDEC_VBI_USER_THRESH1_REG01CH		0x01C
267
#define AU8522_TVDEC_VBI_USER_FRAME_PAT2_REG01EH	0x01E
268
#define AU8522_TVDEC_VBI_USER_FRAME_PAT1_REG01FH   	0x01F
269
#define AU8522_TVDEC_VBI_USER_FRAME_PAT0_REG020H   	0x020
270
#define AU8522_TVDEC_VBI_USER_FRAME_MASK2_REG021H 	0x021
271
#define AU8522_TVDEC_VBI_USER_FRAME_MASK1_REG022H  	0x022
272
#define AU8522_TVDEC_VBI_USER_FRAME_MASK0_REG023H	0x023
273

274
#define AU8522_REG071H					0x071
275
#define AU8522_REG072H					0x072
276
#define AU8522_REG074H					0x074
277
#define AU8522_REG075H					0x075
278

279
/* Digital Demodulator Registers */
280
#define AU8522_FRAME_COUNT0_REG084H			0x084
281
#define AU8522_RS_STATUS_G0_REG085H			0x085
282
#define AU8522_RS_STATUS_B0_REG086H			0x086
283
#define AU8522_RS_STATUS_E_REG087H			0x087
284
#define AU8522_DEMODULATION_STATUS_REG088H		0x088
285
#define AU8522_TOREGTRESTATUS_REG0E6H			0x0E6
286
#define AU8522_TSPORT_CONTROL_REG10BH			0x10B
287
#define AU8522_TSTHES_REG10CH				0x10C
288
#define AU8522_FRMREGDFEKEEP_REG301H			0x301
289
#define AU8522_DFE_AVERAGE_REG302H			0x302
290
#define AU8522_FRMREGEQLERRWIN_REG303H			0x303
291
#define AU8522_FRMREGFFEKEEP_REG304H			0x304
292
#define AU8522_FRMREGDFECONTROL1_REG305H		0x305
293
#define AU8522_FRMREGEQLERRLOW_REG306H			0x306
294

295
#define AU8522_REG42EH				0x42E
296
#define AU8522_REG42FH				0x42F
297
#define AU8522_REG430H				0x430
298
#define AU8522_REG431H				0x431
299
#define AU8522_REG432H				0x432
300
#define AU8522_REG433H				0x433
301
#define AU8522_REG434H				0x434
302
#define AU8522_REG435H				0x435
303
#define AU8522_REG436H				0x436
304

305
/* GPIO Registers */
306
#define AU8522_GPIO_CONTROL_REG0E0H			0x0E0
307
#define AU8522_GPIO_STATUS_REG0E1H			0x0E1
308
#define AU8522_GPIO_DATA_REG0E2H			0x0E2
309

310
/* Audio Control Registers */
311
#define AU8522_AUDIOAGC_REG0EEH 			0x0EE
312
#define AU8522_AUDIO_STATUS_REG0F0H 			0x0F0
313
#define AU8522_AUDIO_MODE_REG0F1H 			0x0F1
314
#define AU8522_AUDIO_VOLUME_L_REG0F2H 			0x0F2
315
#define AU8522_AUDIO_VOLUME_R_REG0F3H 			0x0F3
316
#define AU8522_AUDIO_VOLUME_REG0F4H 			0x0F4
317
#define AU8522_FRMREGAUPHASE_REG0F7H 			0x0F7
318
#define AU8522_REG0F9H					0x0F9
319

320
#define AU8522_AUDIOAGC2_REG605H 			0x605
321
#define AU8522_AUDIOFREQ_REG606H 			0x606
322

323

324
/**************************************************************/
325

326
#define AU8522_INPUT_CONTROL_REG081H_ATSC               	0xC4
327
#define AU8522_INPUT_CONTROL_REG081H_ATVRF			0xC4
328
#define AU8522_INPUT_CONTROL_REG081H_ATVRF13			0xC4
329
#define AU8522_INPUT_CONTROL_REG081H_J83B64             	0xC4
330
#define AU8522_INPUT_CONTROL_REG081H_J83B256            	0xC4
331
#define AU8522_INPUT_CONTROL_REG081H_CVBS               	0x20
332
#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH1			0xA2
333
#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH2			0xA0
334
#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH3			0x69
335
#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH4			0x68
336
#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH4_SIF        	0x28
337
/* CH1 AS Y,CH3 AS C */
338
#define AU8522_INPUT_CONTROL_REG081H_SVIDEO_CH13        	0x23
339
/* CH2 AS Y,CH4 AS C */
340
#define AU8522_INPUT_CONTROL_REG081H_SVIDEO_CH24        	0x20
341
#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_ATSC        	0x0C
342
#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_J83B64      	0x09
343
#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_J83B256    		0x09
344
#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_CVBS        	0x12
345
#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_ATVRF       	0x1A
346
#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_ATVRF13		0x1A
347
#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_SVIDEO		0x02
348

349
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_CLEAR		0x00
350
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_SVIDEO		0x9C
351
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_CVBS     	0x9D
352
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_ATSC		0xE8
353
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_J83B256 		0xCA
354
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_J83B64  		0xCA
355
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_ATVRF   		0xDD
356
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_ATVRF13		0xDD
357
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_PAL		0xDD
358
#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_FM		0xDD
359

360
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_ATSC		0x80
361
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_J83B256 		0x80
362
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_J83B64  		0x80
363
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_ATSC	0x40
364
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_J83B256	0x40
365
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_J83B64	0x40
366
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_CLEAR	0x00
367
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_ATVRF		0x01
368
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_ATVRF13		0x01
369
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_SVIDEO  		0x04
370
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_CVBS		0x01
371
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_PWM     		0x03
372
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_IIS      	0x09
373
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_PAL		0x01
374
#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_FM		0x01
375

376
/* STILL NEED TO BE REFACTORED @@@@@@@@@@@@@@ */
377
#define AU8522_TVDEC_CONTRAST_REG00BH_CVBS			0x79
378
#define AU8522_TVDEC_SATURATION_CB_REG00CH_CVBS			0x80
379
#define AU8522_TVDEC_SATURATION_CR_REG00DH_CVBS			0x80
380
#define AU8522_TVDEC_HUE_H_REG00EH_CVBS				0x00
381
#define AU8522_TVDEC_HUE_L_REG00FH_CVBS				0x00
382
#define AU8522_TVDEC_PGA_REG012H_CVBS				0x0F
383
#define AU8522_TVDEC_COMB_MODE_REG015H_CVBS			0x00
384
#define AU8522_REG016H_CVBS					0x00
385
#define AU8522_TVDED_DBG_MODE_REG060H_CVBS			0x00
386
#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_CVBS			0x0B
387
#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_CVBS13		0x03
388
#define AU8522_TVDEC_FORMAT_CTRL2_REG062H_CVBS13		0x00
389
#define AU8522_TVDEC_VCR_DET_LLIM_REG063H_CVBS			0x19
390
#define AU8522_REG0F9H_AUDIO					0x20
391
#define AU8522_TVDEC_VCR_DET_HLIM_REG064H_CVBS			0xA7
392
#define AU8522_TVDEC_COMB_VDIF_THR1_REG065H_CVBS		0x0A
393
#define AU8522_TVDEC_COMB_VDIF_THR2_REG066H_CVBS		0x32
394
#define AU8522_TVDEC_COMB_VDIF_THR3_REG067H_CVBS		0x19
395
#define AU8522_TVDEC_COMB_NOTCH_THR_REG068H_CVBS		0x23
396
#define AU8522_TVDEC_COMB_HDIF_THR1_REG069H_CVBS		0x41
397
#define AU8522_TVDEC_COMB_HDIF_THR2_REG06AH_CVBS		0x0A
398
#define AU8522_TVDEC_COMB_HDIF_THR3_REG06BH_CVBS		0x32
399
#define AU8522_TVDEC_COMB_DCDIF_THR1_REG06CH_CVBS		0x34
400
#define AU8522_TVDEC_COMB_DCDIF_THR1_REG06CH_SVIDEO		0x2a
401
#define AU8522_TVDEC_COMB_DCDIF_THR2_REG06DH_CVBS		0x05
402
#define AU8522_TVDEC_COMB_DCDIF_THR2_REG06DH_SVIDEO		0x15
403
#define AU8522_TVDEC_COMB_DCDIF_THR3_REG06EH_CVBS		0x6E
404
#define AU8522_TVDEC_UV_SEP_THR_REG06FH_CVBS			0x0F
405
#define AU8522_TVDEC_COMB_DC_THR1_NTSC_REG070H_CVBS		0x80
406
#define AU8522_REG071H_CVBS					0x18
407
#define AU8522_REG072H_CVBS					0x30
408
#define AU8522_TVDEC_COMB_DC_THR2_NTSC_REG073H_CVBS		0xF0
409
#define AU8522_REG074H_CVBS					0x80
410
#define AU8522_REG075H_CVBS					0xF0
411
#define AU8522_TVDEC_DCAGC_CTRL_REG077H_CVBS			0xFB
412
#define AU8522_TVDEC_PIC_START_ADJ_REG078H_CVBS			0x04
413
#define AU8522_TVDEC_AGC_HIGH_LIMIT_REG079H_CVBS		0x00
414
#define AU8522_TVDEC_MACROVISION_SYNC_THR_REG07AH_CVBS		0x00
415
#define AU8522_TVDEC_INTRP_CTRL_REG07BH_CVBS			0xEE
416
#define AU8522_TVDEC_AGC_LOW_LIMIT_REG0E4H_CVBS			0xFE
417
#define AU8522_TOREGAAGC_REG0E5H_CVBS				0x00
418
#define AU8522_TVDEC_VBI6A_REG035H_CVBS				0x40
419

420
/* Enables Closed captioning */
421
#define AU8522_TVDEC_VBI_CTRL_H_REG017H_CCON			0x21
422

423
Product

Resources

Company
