CoCalc -- imx-ssi.h

GitHub Repository: awilliam/linux-vfio
Path: blob/master/sound/soc/imx/imx-ssi.h
¹⁰⁸¹⁷ views
1
/*
2
 * This program is free software; you can redistribute it and/or modify
3
 * it under the terms of the GNU General Public License version 2 as
4
 * published by the Free Software Foundation.
5
 */
6

7
#ifndef _IMX_SSI_H
8
#define _IMX_SSI_H
9

10
#define SSI_STX0	0x00
11
#define SSI_STX1	0x04
12
#define SSI_SRX0	0x08
13
#define SSI_SRX1	0x0c
14

15
#define SSI_SCR		0x10
16
#define SSI_SCR_CLK_IST		(1 << 9)
17
#define SSI_SCR_CLK_IST_SHIFT	9
18
#define SSI_SCR_TCH_EN		(1 << 8)
19
#define SSI_SCR_SYS_CLK_EN	(1 << 7)
20
#define SSI_SCR_I2S_MODE_NORM	(0 << 5)
21
#define SSI_SCR_I2S_MODE_MSTR	(1 << 5)
22
#define SSI_SCR_I2S_MODE_SLAVE	(2 << 5)
23
#define SSI_I2S_MODE_MASK	(3 << 5)
24
#define SSI_SCR_SYN		(1 << 4)
25
#define SSI_SCR_NET		(1 << 3)
26
#define SSI_SCR_RE		(1 << 2)
27
#define SSI_SCR_TE		(1 << 1)
28
#define SSI_SCR_SSIEN		(1 << 0)
29

30
#define SSI_SISR	0x14
31
#define SSI_SISR_MASK		((1 << 19) - 1)
32
#define SSI_SISR_CMDAU		(1 << 18)
33
#define SSI_SISR_CMDDU		(1 << 17)
34
#define SSI_SISR_RXT		(1 << 16)
35
#define SSI_SISR_RDR1		(1 << 15)
36
#define SSI_SISR_RDR0		(1 << 14)
37
#define SSI_SISR_TDE1		(1 << 13)
38
#define SSI_SISR_TDE0		(1 << 12)
39
#define SSI_SISR_ROE1		(1 << 11)
40
#define SSI_SISR_ROE0		(1 << 10)
41
#define SSI_SISR_TUE1		(1 << 9)
42
#define SSI_SISR_TUE0		(1 << 8)
43
#define SSI_SISR_TFS		(1 << 7)
44
#define SSI_SISR_RFS		(1 << 6)
45
#define SSI_SISR_TLS		(1 << 5)
46
#define SSI_SISR_RLS		(1 << 4)
47
#define SSI_SISR_RFF1		(1 << 3)
48
#define SSI_SISR_RFF0		(1 << 2)
49
#define SSI_SISR_TFE1		(1 << 1)
50
#define SSI_SISR_TFE0		(1 << 0)
51

52
#define SSI_SIER	0x18
53
#define SSI_SIER_RDMAE		(1 << 22)
54
#define SSI_SIER_RIE		(1 << 21)
55
#define SSI_SIER_TDMAE		(1 << 20)
56
#define SSI_SIER_TIE		(1 << 19)
57
#define SSI_SIER_CMDAU_EN	(1 << 18)
58
#define SSI_SIER_CMDDU_EN	(1 << 17)
59
#define SSI_SIER_RXT_EN		(1 << 16)
60
#define SSI_SIER_RDR1_EN	(1 << 15)
61
#define SSI_SIER_RDR0_EN	(1 << 14)
62
#define SSI_SIER_TDE1_EN	(1 << 13)
63
#define SSI_SIER_TDE0_EN	(1 << 12)
64
#define SSI_SIER_ROE1_EN	(1 << 11)
65
#define SSI_SIER_ROE0_EN	(1 << 10)
66
#define SSI_SIER_TUE1_EN	(1 << 9)
67
#define SSI_SIER_TUE0_EN	(1 << 8)
68
#define SSI_SIER_TFS_EN		(1 << 7)
69
#define SSI_SIER_RFS_EN		(1 << 6)
70
#define SSI_SIER_TLS_EN		(1 << 5)
71
#define SSI_SIER_RLS_EN		(1 << 4)
72
#define SSI_SIER_RFF1_EN	(1 << 3)
73
#define SSI_SIER_RFF0_EN	(1 << 2)
74
#define SSI_SIER_TFE1_EN	(1 << 1)
75
#define SSI_SIER_TFE0_EN	(1 << 0)
76

77
#define SSI_STCR	0x1c
78
#define SSI_STCR_TXBIT0		(1 << 9)
79
#define SSI_STCR_TFEN1		(1 << 8)
80
#define SSI_STCR_TFEN0		(1 << 7)
81
#define SSI_FIFO_ENABLE_0_SHIFT 7
82
#define SSI_STCR_TFDIR		(1 << 6)
83
#define SSI_STCR_TXDIR		(1 << 5)
84
#define SSI_STCR_TSHFD		(1 << 4)
85
#define SSI_STCR_TSCKP		(1 << 3)
86
#define SSI_STCR_TFSI		(1 << 2)
87
#define SSI_STCR_TFSL		(1 << 1)
88
#define SSI_STCR_TEFS		(1 << 0)
89

90
#define SSI_SRCR	0x20
91
#define SSI_SRCR_RXBIT0		(1 << 9)
92
#define SSI_SRCR_RFEN1		(1 << 8)
93
#define SSI_SRCR_RFEN0		(1 << 7)
94
#define SSI_FIFO_ENABLE_0_SHIFT 7
95
#define SSI_SRCR_RFDIR		(1 << 6)
96
#define SSI_SRCR_RXDIR		(1 << 5)
97
#define SSI_SRCR_RSHFD		(1 << 4)
98
#define SSI_SRCR_RSCKP		(1 << 3)
99
#define SSI_SRCR_RFSI		(1 << 2)
100
#define SSI_SRCR_RFSL		(1 << 1)
101
#define SSI_SRCR_REFS		(1 << 0)
102

103
#define SSI_SRCCR		0x28
104
#define SSI_SRCCR_DIV2		(1 << 18)
105
#define SSI_SRCCR_PSR		(1 << 17)
106
#define SSI_SRCCR_WL(x)		((((x) - 2) >> 1) << 13)
107
#define SSI_SRCCR_DC(x)		(((x) & 0x1f) << 8)
108
#define SSI_SRCCR_PM(x)		(((x) & 0xff) << 0)
109
#define SSI_SRCCR_WL_MASK	(0xf << 13)
110
#define SSI_SRCCR_DC_MASK	(0x1f << 8)
111
#define SSI_SRCCR_PM_MASK	(0xff << 0)
112

113
#define SSI_STCCR		0x24
114
#define SSI_STCCR_DIV2		(1 << 18)
115
#define SSI_STCCR_PSR		(1 << 17)
116
#define SSI_STCCR_WL(x)		((((x) - 2) >> 1) << 13)
117
#define SSI_STCCR_DC(x)		(((x) & 0x1f) << 8)
118
#define SSI_STCCR_PM(x)		(((x) & 0xff) << 0)
119
#define SSI_STCCR_WL_MASK	(0xf << 13)
120
#define SSI_STCCR_DC_MASK	(0x1f << 8)
121
#define SSI_STCCR_PM_MASK	(0xff << 0)
122

123
#define SSI_SFCSR	0x2c
124
#define SSI_SFCSR_RFCNT1(x)	(((x) & 0xf) << 28)
125
#define SSI_RX_FIFO_1_COUNT_SHIFT 28
126
#define SSI_SFCSR_TFCNT1(x)	(((x) & 0xf) << 24)
127
#define SSI_TX_FIFO_1_COUNT_SHIFT 24
128
#define SSI_SFCSR_RFWM1(x)	(((x) & 0xf) << 20)
129
#define SSI_SFCSR_TFWM1(x)	(((x) & 0xf) << 16)
130
#define SSI_SFCSR_RFCNT0(x)	(((x) & 0xf) << 12)
131
#define SSI_RX_FIFO_0_COUNT_SHIFT 12
132
#define SSI_SFCSR_TFCNT0(x)	(((x) & 0xf) <<  8)
133
#define SSI_TX_FIFO_0_COUNT_SHIFT 8
134
#define SSI_SFCSR_RFWM0(x)	(((x) & 0xf) <<  4)
135
#define SSI_SFCSR_TFWM0(x)	(((x) & 0xf) <<  0)
136
#define SSI_SFCSR_RFWM0_MASK	(0xf <<  4)
137
#define SSI_SFCSR_TFWM0_MASK	(0xf <<  0)
138

139
#define SSI_STR		0x30
140
#define SSI_STR_TEST		(1 << 15)
141
#define SSI_STR_RCK2TCK		(1 << 14)
142
#define SSI_STR_RFS2TFS		(1 << 13)
143
#define SSI_STR_RXSTATE(x)	(((x) & 0xf) << 8)
144
#define SSI_STR_TXD2RXD		(1 <<  7)
145
#define SSI_STR_TCK2RCK		(1 <<  6)
146
#define SSI_STR_TFS2RFS		(1 <<  5)
147
#define SSI_STR_TXSTATE(x)	(((x) & 0xf) << 0)
148

149
#define SSI_SOR		0x34
150
#define SSI_SOR_CLKOFF		(1 << 6)
151
#define SSI_SOR_RX_CLR		(1 << 5)
152
#define SSI_SOR_TX_CLR		(1 << 4)
153
#define SSI_SOR_INIT		(1 << 3)
154
#define SSI_SOR_WAIT(x)		(((x) & 0x3) << 1)
155
#define SSI_SOR_WAIT_MASK	(0x3 << 1)
156
#define SSI_SOR_SYNRST		(1 << 0)
157

158
#define SSI_SACNT	0x38
159
#define SSI_SACNT_FRDIV(x)	(((x) & 0x3f) << 5)
160
#define SSI_SACNT_WR		(1 << 4)
161
#define SSI_SACNT_RD		(1 << 3)
162
#define SSI_SACNT_TIF		(1 << 2)
163
#define SSI_SACNT_FV		(1 << 1)
164
#define SSI_SACNT_AC97EN	(1 << 0)
165

166
#define SSI_SACADD	0x3c
167
#define SSI_SACDAT	0x40
168
#define SSI_SATAG	0x44
169
#define SSI_STMSK	0x48
170
#define SSI_SRMSK	0x4c
171
#define SSI_SACCST	0x50
172
#define SSI_SACCEN	0x54
173
#define SSI_SACCDIS	0x58
174

175
/* SSI clock sources */
176
#define IMX_SSP_SYS_CLK		0
177

178
/* SSI audio dividers */
179
#define IMX_SSI_TX_DIV_2	0
180
#define IMX_SSI_TX_DIV_PSR	1
181
#define IMX_SSI_TX_DIV_PM	2
182
#define IMX_SSI_RX_DIV_2	3
183
#define IMX_SSI_RX_DIV_PSR	4
184
#define IMX_SSI_RX_DIV_PM	5
185

186
#define DRV_NAME "imx-ssi"
187

188
#include <linux/dmaengine.h>
189
#include <mach/dma.h>
190

191
struct imx_pcm_dma_params {
192
	int dma;
193
	unsigned long dma_addr;
194
	int burstsize;
195
};
196

197
struct imx_ssi {
198
	struct platform_device *ac97_dev;
199

200
	struct snd_soc_dai *imx_ac97;
201
	struct clk *clk;
202
	void __iomem *base;
203
	int irq;
204
	int fiq_enable;
205
	unsigned int offset;
206

207
	unsigned int flags;
208

209
	void (*ac97_reset) (struct snd_ac97 *ac97);
210
	void (*ac97_warm_reset)(struct snd_ac97 *ac97);
211

212
	struct imx_pcm_dma_params	dma_params_rx;
213
	struct imx_pcm_dma_params	dma_params_tx;
214

215
	int enabled;
216

217
	struct platform_device *soc_platform_pdev;
218
	struct platform_device *soc_platform_pdev_fiq;
219
};
220

221
struct snd_soc_platform *imx_ssi_fiq_init(struct platform_device *pdev,
222
		struct imx_ssi *ssi);
223
void imx_ssi_fiq_exit(struct platform_device *pdev, struct imx_ssi *ssi);
224
struct snd_soc_platform *imx_ssi_dma_mx2_init(struct platform_device *pdev,
225
		struct imx_ssi *ssi);
226

227
int snd_imx_pcm_mmap(struct snd_pcm_substream *substream, struct vm_area_struct *vma);
228
int imx_pcm_new(struct snd_card *card, struct snd_soc_dai *dai,
229
	struct snd_pcm *pcm);
230
void imx_pcm_free(struct snd_pcm *pcm);
231

232
/*
233
 * Do not change this as the FIQ handler depends on this size
234
 */
235
#define IMX_SSI_DMABUF_SIZE	(64 * 1024)
236

237
#endif /* _IMX_SSI_H */
238

239
Product

Resources

Company
