Path: blob/main/contrib/arm-optimized-routines/math/aarch64/advsimd/expm1f.c
48378 views
/*1* Single-precision vector exp(x) - 1 function.2*3* Copyright (c) 2022-2024, Arm Limited.4* SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception5*/67#include "v_math.h"8#include "test_sig.h"9#include "test_defs.h"10#include "v_expm1f_inline.h"1112static const struct data13{14struct v_expm1f_data d;15#if WANT_SIMD_EXCEPT16uint32x4_t thresh;17#else18float32x4_t oflow_bound;19#endif20} data = {21.d = V_EXPM1F_DATA,22#if !WANT_SIMD_EXCEPT23/* Value above which expm1f(x) should overflow. Absolute value of the24underflow bound is greater than this, so it catches both cases - there is25a small window where fallbacks are triggered unnecessarily. */26.oflow_bound = V4 (0x1.5ebc4p+6),27#else28/* asuint(oflow_bound) - asuint(0x1p-23), shifted left by 1 for absolute29compare. */30.thresh = V4 (0x1d5ebc40),31#endif32};3334/* asuint(0x1p-23), shifted by 1 for abs compare. */35#define TinyBound v_u32 (0x34000000 << 1)3637static float32x4_t VPCS_ATTR NOINLINE38special_case (float32x4_t x, uint32x4_t special, const struct data *d)39{40return v_call_f32 (41expm1f, x, expm1f_inline (v_zerofy_f32 (x, special), &d->d), special);42}4344/* Single-precision vector exp(x) - 1 function.45The maximum error is 1.62 ULP:46_ZGVnN4v_expm1f(0x1.85f83p-2) got 0x1.da9f4p-247want 0x1.da9f44p-2. */48float32x4_t VPCS_ATTR NOINLINE V_NAME_F1 (expm1) (float32x4_t x)49{50const struct data *d = ptr_barrier (&data);5152#if WANT_SIMD_EXCEPT53uint32x4_t ix = vreinterpretq_u32_f32 (x);54/* If fp exceptions are to be triggered correctly, fall back to scalar for55|x| < 2^-23, |x| > oflow_bound, Inf & NaN. Add ix to itself for56shift-left by 1, and compare with thresh which was left-shifted offline -57this is effectively an absolute compare. */58uint32x4_t special59= vcgeq_u32 (vsubq_u32 (vaddq_u32 (ix, ix), TinyBound), d->thresh);60#else61/* Handles very large values (+ve and -ve), +/-NaN, +/-Inf. */62uint32x4_t special = vcagtq_f32 (x, d->oflow_bound);63#endif6465if (unlikely (v_any_u32 (special)))66return special_case (x, special, d);6768/* expm1(x) ~= p * t + (t - 1). */69return expm1f_inline (x, &d->d);70}7172HALF_WIDTH_ALIAS_F1 (expm1)7374TEST_SIG (V, F, 1, expm1, -9.9, 9.9)75TEST_ULP (V_NAME_F1 (expm1), 1.13)76TEST_DISABLE_FENV_IF_NOT (V_NAME_F1 (expm1), WANT_SIMD_EXCEPT)77TEST_SYM_INTERVAL (V_NAME_F1 (expm1), 0, 0x1p-23, 1000)78TEST_INTERVAL (V_NAME_F1 (expm1), -0x1p-23, 0x1.5ebc4p+6, 1000000)79TEST_INTERVAL (V_NAME_F1 (expm1), -0x1p-23, -0x1.9bbabcp+6, 1000000)80TEST_INTERVAL (V_NAME_F1 (expm1), 0x1.5ebc4p+6, inf, 1000)81TEST_INTERVAL (V_NAME_F1 (expm1), -0x1.9bbabcp+6, -inf, 1000)828384