Path: blob/main/contrib/llvm-project/lldb/source/Utility/ARM_DWARF_Registers.h
96333 views
//===-- ARM_DWARF_Registers.h -----------------------------------*- C++ -*-===//1//2// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.3// See https://llvm.org/LICENSE.txt for license information.4// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception5//6//===----------------------------------------------------------------------===//78#ifndef LLDB_SOURCE_UTILITY_ARM_DWARF_REGISTERS_H9#define LLDB_SOURCE_UTILITY_ARM_DWARF_REGISTERS_H1011#include "lldb/lldb-private.h"1213enum {14dwarf_r0 = 0,15dwarf_r1,16dwarf_r2,17dwarf_r3,18dwarf_r4,19dwarf_r5,20dwarf_r6,21dwarf_r7,22dwarf_r8,23dwarf_r9,24dwarf_r10,25dwarf_r11,26dwarf_r12,27dwarf_sp,28dwarf_lr,29dwarf_pc,30dwarf_cpsr,3132dwarf_s0 = 64,33dwarf_s1,34dwarf_s2,35dwarf_s3,36dwarf_s4,37dwarf_s5,38dwarf_s6,39dwarf_s7,40dwarf_s8,41dwarf_s9,42dwarf_s10,43dwarf_s11,44dwarf_s12,45dwarf_s13,46dwarf_s14,47dwarf_s15,48dwarf_s16,49dwarf_s17,50dwarf_s18,51dwarf_s19,52dwarf_s20,53dwarf_s21,54dwarf_s22,55dwarf_s23,56dwarf_s24,57dwarf_s25,58dwarf_s26,59dwarf_s27,60dwarf_s28,61dwarf_s29,62dwarf_s30,63dwarf_s31,6465// FPA Registers 0-766dwarf_f0 = 96,67dwarf_f1,68dwarf_f2,69dwarf_f3,70dwarf_f4,71dwarf_f5,72dwarf_f6,73dwarf_f7,7475// Intel wireless MMX general purpose registers 0 - 776dwarf_wCGR0 = 104,77dwarf_wCGR1,78dwarf_wCGR2,79dwarf_wCGR3,80dwarf_wCGR4,81dwarf_wCGR5,82dwarf_wCGR6,83dwarf_wCGR7,8485// XScale accumulator register 0 - 7 (they do overlap with wCGR0 - wCGR7)86dwarf_ACC0 = 104,87dwarf_ACC1,88dwarf_ACC2,89dwarf_ACC3,90dwarf_ACC4,91dwarf_ACC5,92dwarf_ACC6,93dwarf_ACC7,9495// Intel wireless MMX data registers 0 - 1596dwarf_wR0 = 112,97dwarf_wR1,98dwarf_wR2,99dwarf_wR3,100dwarf_wR4,101dwarf_wR5,102dwarf_wR6,103dwarf_wR7,104dwarf_wR8,105dwarf_wR9,106dwarf_wR10,107dwarf_wR11,108dwarf_wR12,109dwarf_wR13,110dwarf_wR14,111dwarf_wR15,112113dwarf_spsr = 128,114dwarf_spsr_fiq,115dwarf_spsr_irq,116dwarf_spsr_abt,117dwarf_spsr_und,118dwarf_spsr_svc,119120dwarf_r8_usr = 144,121dwarf_r9_usr,122dwarf_r10_usr,123dwarf_r11_usr,124dwarf_r12_usr,125dwarf_r13_usr,126dwarf_r14_usr,127dwarf_r8_fiq,128dwarf_r9_fiq,129dwarf_r10_fiq,130dwarf_r11_fiq,131dwarf_r12_fiq,132dwarf_r13_fiq,133dwarf_r14_fiq,134dwarf_r13_irq,135dwarf_r14_irq,136dwarf_r13_abt,137dwarf_r14_abt,138dwarf_r13_und,139dwarf_r14_und,140dwarf_r13_svc,141dwarf_r14_svc,142143// Intel wireless MMX control register in co-processor 0 - 7144dwarf_wC0 = 192,145dwarf_wC1,146dwarf_wC2,147dwarf_wC3,148dwarf_wC4,149dwarf_wC5,150dwarf_wC6,151dwarf_wC7,152153// VFP-v3/Neon154dwarf_d0 = 256,155dwarf_d1,156dwarf_d2,157dwarf_d3,158dwarf_d4,159dwarf_d5,160dwarf_d6,161dwarf_d7,162dwarf_d8,163dwarf_d9,164dwarf_d10,165dwarf_d11,166dwarf_d12,167dwarf_d13,168dwarf_d14,169dwarf_d15,170dwarf_d16,171dwarf_d17,172dwarf_d18,173dwarf_d19,174dwarf_d20,175dwarf_d21,176dwarf_d22,177dwarf_d23,178dwarf_d24,179dwarf_d25,180dwarf_d26,181dwarf_d27,182dwarf_d28,183dwarf_d29,184dwarf_d30,185dwarf_d31,186187// Neon quadword registers188dwarf_q0 = 288,189dwarf_q1,190dwarf_q2,191dwarf_q3,192dwarf_q4,193dwarf_q5,194dwarf_q6,195dwarf_q7,196dwarf_q8,197dwarf_q9,198dwarf_q10,199dwarf_q11,200dwarf_q12,201dwarf_q13,202dwarf_q14,203dwarf_q15204};205206#endif // LLDB_SOURCE_UTILITY_ARM_DWARF_REGISTERS_H207208209