Path: blob/main/contrib/llvm-project/llvm/lib/TargetParser/AArch64TargetParser.cpp
35233 views
//===-- AArch64TargetParser - Parser for AArch64 features -------*- C++ -*-===//1//2// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.3// See https://llvm.org/LICENSE.txt for license information.4// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception5//6//===----------------------------------------------------------------------===//7//8// This file implements a target parser to recognise AArch64 hardware features9// such as FPU/CPU/ARCH and extension names.10//11//===----------------------------------------------------------------------===//1213#include "llvm/TargetParser/AArch64TargetParser.h"14#include "llvm/Support/Debug.h"15#include "llvm/Support/Format.h"16#include "llvm/Support/raw_ostream.h"17#include "llvm/TargetParser/ARMTargetParserCommon.h"18#include "llvm/TargetParser/Triple.h"19#include <cctype>20#include <vector>2122#define DEBUG_TYPE "target-parser"2324using namespace llvm;2526#define EMIT_FMV_INFO27#include "llvm/TargetParser/AArch64TargetParserDef.inc"2829static unsigned checkArchVersion(llvm::StringRef Arch) {30if (Arch.size() >= 2 && Arch[0] == 'v' && std::isdigit(Arch[1]))31return (Arch[1] - 48);32return 0;33}3435const AArch64::ArchInfo *AArch64::getArchForCpu(StringRef CPU) {36// Note: this now takes cpu aliases into account37std::optional<CpuInfo> Cpu = parseCpu(CPU);38if (!Cpu)39return nullptr;40return &Cpu->Arch;41}4243std::optional<AArch64::ArchInfo> AArch64::ArchInfo::findBySubArch(StringRef SubArch) {44for (const auto *A : AArch64::ArchInfos)45if (A->getSubArch() == SubArch)46return *A;47return {};48}4950uint64_t AArch64::getCpuSupportsMask(ArrayRef<StringRef> FeatureStrs) {51uint64_t FeaturesMask = 0;52for (const StringRef &FeatureStr : FeatureStrs) {53if (auto Ext = parseFMVExtension(FeatureStr))54FeaturesMask |= (1ULL << Ext->Bit);55}56return FeaturesMask;57}5859bool AArch64::getExtensionFeatures(60const AArch64::ExtensionBitset &InputExts,61std::vector<StringRef> &Features) {62for (const auto &E : Extensions)63/* INVALID and NONE have no feature name. */64if (InputExts.test(E.ID) && !E.PosTargetFeature.empty())65Features.push_back(E.PosTargetFeature);6667return true;68}6970StringRef AArch64::resolveCPUAlias(StringRef Name) {71for (const auto &A : CpuAliases)72if (A.AltName == Name)73return A.Name;74return Name;75}7677StringRef AArch64::getArchExtFeature(StringRef ArchExt) {78bool IsNegated = ArchExt.starts_with("no");79StringRef ArchExtBase = IsNegated ? ArchExt.drop_front(2) : ArchExt;8081if (auto AE = parseArchExtension(ArchExtBase)) {82assert(!(AE.has_value() && AE->NegTargetFeature.empty()));83return IsNegated ? AE->NegTargetFeature : AE->PosTargetFeature;84}8586return StringRef();87}8889void AArch64::fillValidCPUArchList(SmallVectorImpl<StringRef> &Values) {90for (const auto &C : CpuInfos)91Values.push_back(C.Name);9293for (const auto &Alias : CpuAliases)94// The apple-latest alias is backend only, do not expose it to clang's -mcpu.95if (Alias.AltName != "apple-latest")96Values.push_back(Alias.AltName);9798llvm::sort(Values);99}100101bool AArch64::isX18ReservedByDefault(const Triple &TT) {102return TT.isAndroid() || TT.isOSDarwin() || TT.isOSFuchsia() ||103TT.isOSWindows() || TT.isOHOSFamily();104}105106// Allows partial match, ex. "v8a" matches "armv8a".107const AArch64::ArchInfo *AArch64::parseArch(StringRef Arch) {108Arch = llvm::ARM::getCanonicalArchName(Arch);109if (checkArchVersion(Arch) < 8)110return {};111112StringRef Syn = llvm::ARM::getArchSynonym(Arch);113for (const auto *A : ArchInfos) {114if (A->Name.ends_with(Syn))115return A;116}117return {};118}119120std::optional<AArch64::ExtensionInfo>121AArch64::parseArchExtension(StringRef ArchExt) {122if (ArchExt.empty())123return {};124for (const auto &A : Extensions) {125if (ArchExt == A.UserVisibleName || ArchExt == A.Alias)126return A;127}128return {};129}130131std::optional<AArch64::FMVInfo> AArch64::parseFMVExtension(StringRef FMVExt) {132// FIXME introduce general alias functionality, or remove this exception.133if (FMVExt == "rdma")134FMVExt = "rdm";135136for (const auto &I : getFMVInfo()) {137if (FMVExt == I.Name)138return I;139}140return {};141}142143std::optional<AArch64::ExtensionInfo>144AArch64::targetFeatureToExtension(StringRef TargetFeature) {145for (const auto &E : Extensions)146if (TargetFeature == E.PosTargetFeature)147return E;148return {};149}150151std::optional<AArch64::CpuInfo> AArch64::parseCpu(StringRef Name) {152// Resolve aliases first.153Name = resolveCPUAlias(Name);154155// Then find the CPU name.156for (const auto &C : CpuInfos)157if (Name == C.Name)158return C;159160return {};161}162163void AArch64::PrintSupportedExtensions() {164outs() << "All available -march extensions for AArch64\n\n"165<< " " << left_justify("Name", 20)166<< left_justify("Architecture Feature(s)", 55)167<< "Description\n";168for (const auto &Ext : Extensions) {169// Extensions without a feature cannot be used with -march.170if (!Ext.UserVisibleName.empty() && !Ext.PosTargetFeature.empty()) {171outs() << " "172<< format(Ext.Description.empty() ? "%-20s%s\n" : "%-20s%-55s%s\n",173Ext.UserVisibleName.str().c_str(),174Ext.ArchFeatureName.str().c_str(),175Ext.Description.str().c_str());176}177}178}179180void181AArch64::printEnabledExtensions(const std::set<StringRef> &EnabledFeatureNames) {182outs() << "Extensions enabled for the given AArch64 target\n\n"183<< " " << left_justify("Architecture Feature(s)", 55)184<< "Description\n";185std::vector<ExtensionInfo> EnabledExtensionsInfo;186for (const auto &FeatureName : EnabledFeatureNames) {187std::string PosFeatureName = '+' + FeatureName.str();188if (auto ExtInfo = targetFeatureToExtension(PosFeatureName))189EnabledExtensionsInfo.push_back(*ExtInfo);190}191192std::sort(EnabledExtensionsInfo.begin(), EnabledExtensionsInfo.end(),193[](const ExtensionInfo &Lhs, const ExtensionInfo &Rhs) {194return Lhs.ArchFeatureName < Rhs.ArchFeatureName;195});196197for (const auto &Ext : EnabledExtensionsInfo) {198outs() << " "199<< format("%-55s%s\n",200Ext.ArchFeatureName.str().c_str(),201Ext.Description.str().c_str());202}203}204205const llvm::AArch64::ExtensionInfo &206lookupExtensionByID(llvm::AArch64::ArchExtKind ExtID) {207for (const auto &E : llvm::AArch64::Extensions)208if (E.ID == ExtID)209return E;210llvm_unreachable("Invalid extension ID");211}212213void AArch64::ExtensionSet::enable(ArchExtKind E) {214if (Enabled.test(E))215return;216217LLVM_DEBUG(llvm::dbgs() << "Enable " << lookupExtensionByID(E).UserVisibleName << "\n");218219Touched.set(E);220Enabled.set(E);221222// Recursively enable all features that this one depends on. This handles all223// of the simple cases, where the behaviour doesn't depend on the base224// architecture version.225for (auto Dep : ExtensionDependencies)226if (E == Dep.Later)227enable(Dep.Earlier);228229// Special cases for dependencies which vary depending on the base230// architecture version.231if (BaseArch) {232// +fp16 implies +fp16fml for v8.4A+, but not v9.0-A+233if (E == AEK_FP16 && BaseArch->is_superset(ARMV8_4A) &&234!BaseArch->is_superset(ARMV9A))235enable(AEK_FP16FML);236237// For v8.4A+ and v9.0A+, +crypto also enables +sha3 and +sm4.238if (E == AEK_CRYPTO && BaseArch->is_superset(ARMV8_4A)) {239enable(AEK_SHA3);240enable(AEK_SM4);241}242}243}244245void AArch64::ExtensionSet::disable(ArchExtKind E) {246// -crypto always disables aes, sha2, sha3 and sm4, even for architectures247// where the latter two would not be enabled by +crypto.248if (E == AEK_CRYPTO) {249disable(AEK_AES);250disable(AEK_SHA2);251disable(AEK_SHA3);252disable(AEK_SM4);253}254255if (!Enabled.test(E))256return;257258LLVM_DEBUG(llvm::dbgs() << "Disable " << lookupExtensionByID(E).UserVisibleName << "\n");259260Touched.set(E);261Enabled.reset(E);262263// Recursively disable all features that depends on this one.264for (auto Dep : ExtensionDependencies)265if (E == Dep.Earlier)266disable(Dep.Later);267}268269void AArch64::ExtensionSet::addCPUDefaults(const CpuInfo &CPU) {270LLVM_DEBUG(llvm::dbgs() << "addCPUDefaults(" << CPU.Name << ")\n");271BaseArch = &CPU.Arch;272273AArch64::ExtensionBitset CPUExtensions = CPU.getImpliedExtensions();274for (const auto &E : Extensions)275if (CPUExtensions.test(E.ID))276enable(E.ID);277}278279void AArch64::ExtensionSet::addArchDefaults(const ArchInfo &Arch) {280LLVM_DEBUG(llvm::dbgs() << "addArchDefaults(" << Arch.Name << ")\n");281BaseArch = &Arch;282283for (const auto &E : Extensions)284if (Arch.DefaultExts.test(E.ID))285enable(E.ID);286}287288bool AArch64::ExtensionSet::parseModifier(StringRef Modifier,289const bool AllowNoDashForm) {290LLVM_DEBUG(llvm::dbgs() << "parseModifier(" << Modifier << ")\n");291292size_t NChars = 0;293// The "no-feat" form is allowed in the target attribute but nowhere else.294if (AllowNoDashForm && Modifier.starts_with("no-"))295NChars = 3;296else if (Modifier.starts_with("no"))297NChars = 2;298bool IsNegated = NChars != 0;299StringRef ArchExt = Modifier.drop_front(NChars);300301if (auto AE = parseArchExtension(ArchExt)) {302if (AE->PosTargetFeature.empty() || AE->NegTargetFeature.empty())303return false;304if (IsNegated)305disable(AE->ID);306else307enable(AE->ID);308return true;309}310return false;311}312313void AArch64::ExtensionSet::reconstructFromParsedFeatures(314const std::vector<std::string> &Features,315std::vector<std::string> &NonExtensions) {316assert(Touched.none() && "Bitset already initialized");317for (auto &F : Features) {318bool IsNegated = F[0] == '-';319if (auto AE = targetFeatureToExtension(F)) {320Touched.set(AE->ID);321if (IsNegated)322Enabled.reset(AE->ID);323else324Enabled.set(AE->ID);325continue;326}327NonExtensions.push_back(F);328}329}330331void AArch64::ExtensionSet::dump() const {332std::vector<StringRef> Features;333toLLVMFeatureList(Features);334for (StringRef F : Features)335llvm::outs() << F << " ";336llvm::outs() << "\n";337}338339const AArch64::ExtensionInfo &340AArch64::getExtensionByID(AArch64::ArchExtKind ExtID) {341return lookupExtensionByID(ExtID);342}343344345