Path: blob/main/sys/arm/nvidia/drm2/tegra_drm_subr.c
39483 views
/*-1* Copyright (c) 2015 Michal Meloun2* All rights reserved.3*4* Redistribution and use in source and binary forms, with or without5* modification, are permitted provided that the following conditions6* are met:7* 1. Redistributions of source code must retain the above copyright8* notice, this list of conditions and the following disclaimer.9* 2. Redistributions in binary form must reproduce the above copyright10* notice, this list of conditions and the following disclaimer in the11* documentation and/or other materials provided with the distribution.12*13* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND14* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE15* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE16* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE17* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL18* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS19* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)20* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT21* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY22* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF23* SUCH DAMAGE.24*/2526#include <sys/param.h>27#include <sys/systm.h>28#include <sys/bus.h>29#include <sys/kernel.h>30#include <sys/malloc.h>3132#include <machine/bus.h>3334#include <dev/clk/clk.h>35#include <dev/drm2/drmP.h>36#include <dev/drm2/drm_crtc.h>37#include <dev/drm2/drm_crtc_helper.h>38#include <dev/drm2/drm_edid.h>39#include <dev/drm2/drm_fb_helper.h>40#include <dev/gpio/gpiobusvar.h>41#include <dev/ofw/ofw_bus_subr.h>4243#include <arm/nvidia/drm2/tegra_drm.h>4445#include <dt-bindings/gpio/gpio.h>4647int48tegra_drm_connector_get_modes(struct drm_connector *connector)49{50struct tegra_drm_encoder *output;51struct edid *edid = NULL;52int rv;5354output = container_of(connector, struct tegra_drm_encoder,55connector);5657/* Panel is first */58if (output->panel != NULL) {59/* XXX panel parsing */60return (0);61}6263/* static EDID is second*/64edid = output->edid;6566/* EDID from monitor is last */67if (edid == NULL)68edid = drm_get_edid(connector, output->ddc);6970if (edid == NULL)71return (0);7273/* Process EDID */74drm_mode_connector_update_edid_property(connector, edid);75rv = drm_add_edid_modes(connector, edid);76drm_edid_to_eld(connector, edid);77return (rv);78}7980struct drm_encoder *81tegra_drm_connector_best_encoder(struct drm_connector *connector)82{83struct tegra_drm_encoder *output;8485output = container_of(connector, struct tegra_drm_encoder,86connector);8788return &(output->encoder);89}9091enum drm_connector_status92tegra_drm_connector_detect(struct drm_connector *connector, bool force)93{94struct tegra_drm_encoder *output;95bool active;96int rv;9798output = container_of(connector, struct tegra_drm_encoder,99connector);100if (output->gpio_hpd == NULL) {101return ((output->panel != NULL) ?102connector_status_connected:103connector_status_disconnected);104}105106rv = gpio_pin_is_active(output->gpio_hpd, &active);107if (rv != 0) {108device_printf(output->dev, " GPIO read failed: %d\n", rv);109return (connector_status_unknown);110}111112return (active ?113connector_status_connected : connector_status_disconnected);114}115116int117tegra_drm_encoder_attach(struct tegra_drm_encoder *output, phandle_t node)118{119int rv;120phandle_t ddc;121122/* XXX parse output panel here */123124rv = OF_getencprop_alloc(node, "nvidia,edid",125(void **)&output->edid);126127/* EDID exist but have invalid size */128if ((rv >= 0) && (rv != sizeof(struct edid))) {129device_printf(output->dev,130"Malformed \"nvidia,edid\" property\n");131if (output->edid != NULL)132free(output->edid, M_OFWPROP);133return (ENXIO);134}135136gpio_pin_get_by_ofw_property(output->dev, node, "nvidia,hpd-gpio",137&output->gpio_hpd);138ddc = 0;139OF_getencprop(node, "nvidia,ddc-i2c-bus", &ddc, sizeof(ddc));140if (ddc > 0)141output->ddc = OF_device_from_xref(ddc);142if ((output->edid == NULL) && (output->ddc == NULL))143return (ENXIO);144145if (output->gpio_hpd != NULL) {146output->connector.polled =147// DRM_CONNECTOR_POLL_HPD;148DRM_CONNECTOR_POLL_DISCONNECT |149DRM_CONNECTOR_POLL_CONNECT;150}151152return (0);153}154155int tegra_drm_encoder_init(struct tegra_drm_encoder *output,156struct tegra_drm *drm)157{158159if (output->panel) {160/* attach panel */161}162return (0);163}164165int tegra_drm_encoder_exit(struct tegra_drm_encoder *output,166struct tegra_drm *drm)167{168169if (output->panel) {170/* detach panel */171}172return (0);173}174175176