/*-1* Copyright (c) 2016 Rubicon Communications, LLC (Netgate)2* All rights reserved.3*4* Redistribution and use in source and binary forms, with or without5* modification, are permitted provided that the following conditions6* are met:7* 1. Redistributions of source code must retain the above copyright8* notice, this list of conditions and the following disclaimer.9* 2. Redistributions in binary form must reproduce the above copyright10* notice, this list of conditions and the following disclaimer in the11* documentation and/or other materials provided with the distribution.12*13* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND14* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE15* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE16* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE17* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL18* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS19* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)20* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT21* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY22* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF23* SUCH DAMAGE.24*/2526#ifndef _TI_SPIVAR_H_27#define _TI_SPIVAR_H_2829struct ti_spi_softc {30bus_space_tag_t sc_bst;31bus_space_handle_t sc_bsh;32device_t sc_dev;33int sc_numcs;34struct mtx sc_mtx;35struct resource *sc_mem_res;36struct resource *sc_irq_res;37struct {38int cs;39int fifolvl;40struct spi_command *cmd;41uint32_t len;42uint32_t read;43uint32_t written;44} xfer;45uint32_t sc_flags;46void *sc_intrhand;47#define sc_cs xfer.cs48#define sc_fifolvl xfer.fifolvl49#define sc_cmd xfer.cmd50#define sc_len xfer.len51#define sc_read xfer.read52#define sc_written xfer.written53};5455#define TI_SPI_BUSY 0x156#define TI_SPI_DONE 0x25758#define TI_SPI_WRITE(_sc, _off, _val) \59bus_space_write_4((_sc)->sc_bst, (_sc)->sc_bsh, (_off), (_val))60#define TI_SPI_READ(_sc, _off) \61bus_space_read_4((_sc)->sc_bst, (_sc)->sc_bsh, (_off))6263#define TI_SPI_LOCK(_sc) \64mtx_lock(&(_sc)->sc_mtx)65#define TI_SPI_UNLOCK(_sc) \66mtx_unlock(&(_sc)->sc_mtx)6768#endif /* _TI_SPIVAR_H_ */697071