Path: blob/main/sys/contrib/dev/rtw89/rtw8852a_rfk_table.h
48253 views
/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */1/* Copyright(c) 2019-2020 Realtek Corporation2*/34#ifndef __RTW89_8852A_RFK_TABLE_H__5#define __RTW89_8852A_RFK_TABLE_H__67#include "phy.h"89extern const struct rtw89_rfk_tbl rtw8852a_tssi_sys_defs_tbl;10extern const struct rtw89_rfk_tbl rtw8852a_tssi_sys_defs_2g_tbl;11extern const struct rtw89_rfk_tbl rtw8852a_tssi_sys_defs_5g_tbl;12extern const struct rtw89_rfk_tbl rtw8852a_tssi_txpwr_ctrl_bb_defs_a_tbl;13extern const struct rtw89_rfk_tbl rtw8852a_tssi_txpwr_ctrl_bb_defs_b_tbl;14extern const struct rtw89_rfk_tbl rtw8852a_tssi_txpwr_ctrl_bb_defs_2g_tbl;15extern const struct rtw89_rfk_tbl rtw8852a_tssi_txpwr_ctrl_bb_defs_5g_tbl;16extern const struct rtw89_rfk_tbl rtw8852a_tssi_txpwr_ctrl_bb_he_tb_defs_a_tbl;17extern const struct rtw89_rfk_tbl rtw8852a_tssi_txpwr_ctrl_bb_he_tb_defs_b_tbl;18extern const struct rtw89_rfk_tbl rtw8852a_tssi_dck_defs_a_tbl;19extern const struct rtw89_rfk_tbl rtw8852a_tssi_dck_defs_b_tbl;20extern const struct rtw89_rfk_tbl rtw8852a_tssi_dac_gain_tbl_defs_a_tbl;21extern const struct rtw89_rfk_tbl rtw8852a_tssi_dac_gain_tbl_defs_b_tbl;22extern const struct rtw89_rfk_tbl rtw8852a_tssi_slope_cal_org_defs_a_tbl;23extern const struct rtw89_rfk_tbl rtw8852a_tssi_slope_cal_org_defs_b_tbl;24extern const struct rtw89_rfk_tbl rtw8852a_tssi_rf_gap_tbl_defs_a_tbl;25extern const struct rtw89_rfk_tbl rtw8852a_tssi_rf_gap_tbl_defs_b_tbl;26extern const struct rtw89_rfk_tbl rtw8852a_tssi_slope_defs_a_tbl;27extern const struct rtw89_rfk_tbl rtw8852a_tssi_slope_defs_b_tbl;28extern const struct rtw89_rfk_tbl rtw8852a_tssi_track_defs_a_tbl;29extern const struct rtw89_rfk_tbl rtw8852a_tssi_track_defs_b_tbl;30extern const struct rtw89_rfk_tbl rtw8852a_tssi_txagc_ofst_mv_avg_defs_a_tbl;31extern const struct rtw89_rfk_tbl rtw8852a_tssi_txagc_ofst_mv_avg_defs_b_tbl;32extern const struct rtw89_rfk_tbl rtw8852a_tssi_pak_defs_a_2g_tbl;33extern const struct rtw89_rfk_tbl rtw8852a_tssi_pak_defs_a_5g_1_tbl;34extern const struct rtw89_rfk_tbl rtw8852a_tssi_pak_defs_a_5g_3_tbl;35extern const struct rtw89_rfk_tbl rtw8852a_tssi_pak_defs_a_5g_4_tbl;36extern const struct rtw89_rfk_tbl rtw8852a_tssi_pak_defs_b_2g_tbl;37extern const struct rtw89_rfk_tbl rtw8852a_tssi_pak_defs_b_5g_1_tbl;38extern const struct rtw89_rfk_tbl rtw8852a_tssi_pak_defs_b_5g_3_tbl;39extern const struct rtw89_rfk_tbl rtw8852a_tssi_pak_defs_b_5g_4_tbl;40extern const struct rtw89_rfk_tbl rtw8852a_tssi_enable_defs_a_tbl;41extern const struct rtw89_rfk_tbl rtw8852a_tssi_enable_defs_b_tbl;42extern const struct rtw89_rfk_tbl rtw8852a_tssi_enable_defs_ab_tbl;43extern const struct rtw89_rfk_tbl rtw8852a_tssi_disable_defs_tbl;44extern const struct rtw89_rfk_tbl rtw8852a_tssi_tracking_defs_tbl;4546extern const struct rtw89_rfk_tbl rtw8852a_rfk_afe_init_defs_tbl;47extern const struct rtw89_rfk_tbl rtw8852a_rfk_dack_reload_defs_a_tbl;48extern const struct rtw89_rfk_tbl rtw8852a_rfk_dack_reload_defs_b_tbl;49extern const struct rtw89_rfk_tbl rtw8852a_rfk_check_addc_defs_a_tbl;50extern const struct rtw89_rfk_tbl rtw8852a_rfk_check_addc_defs_b_tbl;51extern const struct rtw89_rfk_tbl rtw8852a_rfk_addck_reset_defs_a_tbl;52extern const struct rtw89_rfk_tbl rtw8852a_rfk_addck_trigger_defs_a_tbl;53extern const struct rtw89_rfk_tbl rtw8852a_rfk_addck_restore_defs_a_tbl;54extern const struct rtw89_rfk_tbl rtw8852a_rfk_addck_reset_defs_b_tbl;55extern const struct rtw89_rfk_tbl rtw8852a_rfk_addck_trigger_defs_b_tbl;56extern const struct rtw89_rfk_tbl rtw8852a_rfk_addck_restore_defs_b_tbl;57extern const struct rtw89_rfk_tbl rtw8852a_rfk_check_dadc_defs_f_a_tbl;58extern const struct rtw89_rfk_tbl rtw8852a_rfk_check_dadc_defs_f_b_tbl;59extern const struct rtw89_rfk_tbl rtw8852a_rfk_check_dadc_defs_r_a_tbl;60extern const struct rtw89_rfk_tbl rtw8852a_rfk_check_dadc_defs_r_b_tbl;61extern const struct rtw89_rfk_tbl rtw8852a_rfk_dack_defs_f_a_tbl;62extern const struct rtw89_rfk_tbl rtw8852a_rfk_dack_defs_m_a_tbl;63extern const struct rtw89_rfk_tbl rtw8852a_rfk_dack_defs_r_a_tbl;64extern const struct rtw89_rfk_tbl rtw8852a_rfk_dack_defs_f_b_tbl;65extern const struct rtw89_rfk_tbl rtw8852a_rfk_dack_defs_m_b_tbl;66extern const struct rtw89_rfk_tbl rtw8852a_rfk_dack_defs_r_b_tbl;67extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_bb_afe_sf_defs_a_tbl;68extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_bb_afe_sr_defs_a_tbl;69extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_bb_afe_sf_defs_b_tbl;70extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_bb_afe_sr_defs_b_tbl;71extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_bb_afe_s_defs_ab_tbl;72extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_bb_afe_r_defs_a_tbl;73extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_bb_afe_r_defs_b_tbl;74extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_bb_afe_r_defs_ab_tbl;75extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_lbk_rxiqk_defs_f_tbl;76extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_lbk_rxiqk_defs_r_tbl;77extern const struct rtw89_rfk_tbl rtw8852a_rfk_dpk_pas_read_defs_tbl;78extern const struct rtw89_rfk_tbl rtw8852a_rfk_iqk_set_defs_nondbcc_path01_tbl;79extern const struct rtw89_rfk_tbl rtw8852a_rfk_iqk_set_defs_dbcc_path0_tbl;80extern const struct rtw89_rfk_tbl rtw8852a_rfk_iqk_set_defs_dbcc_path1_tbl;81extern const struct rtw89_rfk_tbl rtw8852a_rfk_iqk_restore_defs_nondbcc_path01_tbl;82extern const struct rtw89_rfk_tbl rtw8852a_rfk_iqk_restore_defs_dbcc_path0_tbl;83extern const struct rtw89_rfk_tbl rtw8852a_rfk_iqk_restore_defs_dbcc_path1_tbl;8485#endif868788