Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
freebsd
GitHub Repository: freebsd/freebsd-src
 Path: blob/main/sys/contrib/device-tree/Bindings/bus/nvidia,tegra210-aconnect.yaml
48376 views
1
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

2
%YAML 1.2

3
---

4
$id: http://devicetree.org/schemas/bus/nvidia,tegra210-aconnect.yaml#

5
$schema: http://devicetree.org/meta-schemas/core.yaml#

6


7
title: NVIDIA Tegra ACONNECT Bus

8


9
description: |

10
  The Tegra ACONNECT bus is an AXI switch which is used to connect various

11
  components inside the Audio Processing Engine (APE). All CPU accesses to

12
  the APE subsystem go through the ACONNECT via an APB to AXI wrapper. All

13
  devices accessed via the ACONNECT are described by child-nodes.

14


15
maintainers:

16
  - Jon Hunter <jonathanh@nvidia.com>

17


18
properties:

19
  compatible:

20
    oneOf:

21
      - const: nvidia,tegra210-aconnect

22
      - items:

23
          - enum:

24
              - nvidia,tegra234-aconnect

25
              - nvidia,tegra186-aconnect

26
              - nvidia,tegra194-aconnect

27
          - const: nvidia,tegra210-aconnect

28


29
  clocks:

30
    items:

31
      - description: Must contain the entry for APE clock

32
      - description: Must contain the entry for APE interface clock

33


34
  clock-names:

35
    items:

36
      - const: ape

37
      - const: apb2ape

38


39
  power-domains:

40
    maxItems: 1

41


42
  "#address-cells":

43
    enum: [ 1, 2 ]

44


45
  "#size-cells":

46
    enum: [ 1, 2 ]

47


48
  ranges: true

49


50
patternProperties:

51
  "@[0-9a-f]+$":

52
    type: object

53


54
required:

55
  - compatible

56
  - clocks

57
  - clock-names

58
  - power-domains

59
  - "#address-cells"

60
  - "#size-cells"

61
  - ranges

62


63
additionalProperties: false

64


65
examples:

66
  - |

67
    #include<dt-bindings/clock/tegra210-car.h>

68


69
    aconnect@702c0000 {

70
        compatible = "nvidia,tegra210-aconnect";

71
        clocks = <&tegra_car TEGRA210_CLK_APE>,

72
                 <&tegra_car TEGRA210_CLK_APB2APE>;

73
        clock-names = "ape", "apb2ape";

74
        power-domains = <&pd_audio>;

75


76
        #address-cells = <1>;

77
        #size-cells = <1>;

78
        ranges = <0x702c0000 0x702c0000 0x00040000>;

79


80
        // Child device nodes follow ...

81
    };

82


83
...

84


85