Path: blob/main/sys/contrib/device-tree/Bindings/cache/qcom,llcc.yaml
48375 views
# SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/cache/qcom,llcc.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: Last Level Cache Controller78maintainers:9- Bjorn Andersson <andersson@kernel.org>1011description: |12LLCC (Last Level Cache Controller) provides last level of cache memory in SoC,13that can be shared by multiple clients. Clients here are different cores in the14SoC, the idea is to minimize the local caches at the clients and migrate to15common pool of memory. Cache memory is divided into partitions called slices16which are assigned to clients. Clients can query the slice details, activate17and deactivate them.1819properties:20compatible:21enum:22- qcom,qdu1000-llcc23- qcom,sa8775p-llcc24- qcom,sc7180-llcc25- qcom,sc7280-llcc26- qcom,sc8180x-llcc27- qcom,sc8280xp-llcc28- qcom,sdm845-llcc29- qcom,sm6350-llcc30- qcom,sm7150-llcc31- qcom,sm8150-llcc32- qcom,sm8250-llcc33- qcom,sm8350-llcc34- qcom,sm8450-llcc35- qcom,sm8550-llcc36- qcom,sm8650-llcc37- qcom,x1e80100-llcc3839reg:40minItems: 241maxItems: 94243reg-names:44minItems: 245maxItems: 94647interrupts:48maxItems: 14950nvmem-cells:51items:52- description: Reference to an nvmem node for multi channel DDR5354nvmem-cell-names:55items:56- const: multi-chan-ddr5758required:59- compatible60- reg61- reg-names6263allOf:64- if:65properties:66compatible:67contains:68enum:69- qcom,sc7180-llcc70- qcom,sm6350-llcc71then:72properties:73reg:74items:75- description: LLCC0 base register region76- description: LLCC broadcast base register region77reg-names:78items:79- const: llcc0_base80- const: llcc_broadcast_base8182- if:83properties:84compatible:85contains:86enum:87- qcom,sa8775p-llcc88then:89properties:90reg:91items:92- description: LLCC0 base register region93- description: LLCC1 base register region94- description: LLCC2 base register region95- description: LLCC3 base register region96- description: LLCC4 base register region97- description: LLCC5 base register region98- description: LLCC broadcast base register region99reg-names:100items:101- const: llcc0_base102- const: llcc1_base103- const: llcc2_base104- const: llcc3_base105- const: llcc4_base106- const: llcc5_base107- const: llcc_broadcast_base108109- if:110properties:111compatible:112contains:113enum:114- qcom,sc7280-llcc115then:116properties:117reg:118items:119- description: LLCC0 base register region120- description: LLCC1 base register region121- description: LLCC broadcast base register region122reg-names:123items:124- const: llcc0_base125- const: llcc1_base126- const: llcc_broadcast_base127128- if:129properties:130compatible:131contains:132enum:133- qcom,qdu1000-llcc134- qcom,sc8180x-llcc135- qcom,sc8280xp-llcc136- qcom,x1e80100-llcc137then:138properties:139reg:140items:141- description: LLCC0 base register region142- description: LLCC1 base register region143- description: LLCC2 base register region144- description: LLCC3 base register region145- description: LLCC4 base register region146- description: LLCC5 base register region147- description: LLCC6 base register region148- description: LLCC7 base register region149- description: LLCC broadcast base register region150reg-names:151items:152- const: llcc0_base153- const: llcc1_base154- const: llcc2_base155- const: llcc3_base156- const: llcc4_base157- const: llcc5_base158- const: llcc6_base159- const: llcc7_base160- const: llcc_broadcast_base161162- if:163properties:164compatible:165contains:166enum:167- qcom,sdm845-llcc168- qcom,sm8150-llcc169- qcom,sm8250-llcc170- qcom,sm8350-llcc171then:172properties:173reg:174items:175- description: LLCC0 base register region176- description: LLCC1 base register region177- description: LLCC2 base register region178- description: LLCC3 base register region179- description: LLCC broadcast base register region180reg-names:181items:182- const: llcc0_base183- const: llcc1_base184- const: llcc2_base185- const: llcc3_base186- const: llcc_broadcast_base187188- if:189properties:190compatible:191contains:192enum:193- qcom,sm8450-llcc194- qcom,sm8550-llcc195- qcom,sm8650-llcc196then:197properties:198reg:199items:200- description: LLCC0 base register region201- description: LLCC1 base register region202- description: LLCC2 base register region203- description: LLCC3 base register region204- description: LLCC broadcast OR register region205- description: LLCC broadcast AND register region206reg-names:207items:208- const: llcc0_base209- const: llcc1_base210- const: llcc2_base211- const: llcc3_base212- const: llcc_broadcast_base213- const: llcc_broadcast_and_base214215additionalProperties: false216217examples:218- |219#include <dt-bindings/interrupt-controller/arm-gic.h>220221soc {222#address-cells = <2>;223#size-cells = <2>;224225system-cache-controller@1100000 {226compatible = "qcom,sdm845-llcc";227reg = <0 0x01100000 0 0x50000>, <0 0x01180000 0 0x50000>,228<0 0x01200000 0 0x50000>, <0 0x01280000 0 0x50000>,229<0 0x01300000 0 0x50000>;230reg-names = "llcc0_base", "llcc1_base", "llcc2_base",231"llcc3_base", "llcc_broadcast_base";232interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>;233};234};235236237