Path: blob/main/sys/contrib/device-tree/Bindings/dma/arm-pl08x.txt
48375 views
* ARM PrimeCells PL080 and PL081 and derivatives DMA controller12Required properties:3- compatible: "arm,pl080", "arm,primecell";4"arm,pl081", "arm,primecell";5"faraday,ftdmac020", "arm,primecell"6- arm,primecell-periphid: on the FTDMAC020 the primecell ID is not hard-coded7in the hardware and must be specified here as <0x0003b080>. This number8follows the PrimeCell standard numbering using the JEP106 vendor code 0x389for Faraday Technology.10- reg: Address range of the PL08x registers11- interrupt: The PL08x interrupt number12- clocks: The clock running the IP core clock13- clock-names: Must contain "apb_pclk"14- lli-bus-interface-ahb1: if AHB master 1 is eligible for fetching LLIs15- lli-bus-interface-ahb2: if AHB master 2 is eligible for fetching LLIs16- mem-bus-interface-ahb1: if AHB master 1 is eligible for fetching memory contents17- mem-bus-interface-ahb2: if AHB master 2 is eligible for fetching memory contents18- #dma-cells: must be <2>. First cell should contain the DMA request,19second cell should contain either 1 or 2 depending on20which AHB master that is used.2122Optional properties:23- dma-channels: contains the total number of DMA channels supported by the DMAC24- dma-requests: contains the total number of DMA requests supported by the DMAC25- memcpy-burst-size: the size of the bursts for memcpy: 1, 4, 8, 16, 322664, 128 or 256 bytes are legal values27- memcpy-bus-width: the bus width used for memcpy in bits: 8, 16 or 32 are legal28values, the Faraday FTDMAC020 can also accept 64 bits2930Clients31Required properties:32- dmas: List of DMA controller phandle, request channel and AHB master id33- dma-names: Names of the aforementioned requested channels3435Example:3637dmac0: dma-controller@10130000 {38compatible = "arm,pl080", "arm,primecell";39reg = <0x10130000 0x1000>;40interrupt-parent = <&vica>;41interrupts = <15>;42clocks = <&hclkdma0>;43clock-names = "apb_pclk";44lli-bus-interface-ahb1;45lli-bus-interface-ahb2;46mem-bus-interface-ahb2;47memcpy-burst-size = <256>;48memcpy-bus-width = <32>;49#dma-cells = <2>;50};5152device@40008000 {53...54dmas = <&dmac0 0 255&dmac0 1 2>;56dma-names = "tx", "rx";57...58};596061