Path: blob/main/sys/contrib/device-tree/Bindings/dma/mmp-dma.txt
48375 views
* MARVELL MMP DMA controller12Marvell Peripheral DMA Controller3Used platforms: pxa688, pxa910, pxa3xx, etc45Required properties:6- compatible: Should be "marvell,pdma-1.0"7- reg: Should contain DMA registers location and length.8- interrupts: Either contain all of the per-channel DMA interrupts9or one irq for pdma device1011Optional properties:12- dma-channels: Number of DMA channels supported by the controller (defaults13to 32 when not specified)14- #dma-channels: deprecated15- dma-requests: Number of DMA requestor lines supported by the controller16(defaults to 32 when not specified)17- #dma-requests: deprecated1819"marvell,pdma-1.0"20Used platforms: pxa25x, pxa27x, pxa3xx, pxa93x, pxa168, pxa910, pxa688.2122Examples:2324/*25* Each channel has specific irq26* ICU parse out irq channel from ICU register,27* while DMA controller may not able to distinguish the irq channel28* Using this method, interrupt-parent is required as demuxer29* For example, pxa688 icu register 0x128, bit 0~15 is PDMA channel irq,30* 18~21 is ADMA irq31*/32pdma: dma-controller@d4000000 {33compatible = "marvell,pdma-1.0";34reg = <0xd4000000 0x10000>;35interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;36interrupt-parent = <&intcmux32>;37dma-channels = <16>;38};3940/*41* One irq for all channels42* Dmaengine driver (DMA controller) distinguish irq channel via43* parsing internal register44*/45pdma: dma-controller@d4000000 {46compatible = "marvell,pdma-1.0";47reg = <0xd4000000 0x10000>;48interrupts = <47>;49dma-channels = <16>;50};515253Marvell Two Channel DMA Controller used specifically for audio54Used platforms: pxa688, pxa9105556Required properties:57- compatible: Should be "marvell,adma-1.0" or "marvell,pxa910-squ"58- reg: Should contain DMA registers location and length.59- interrupts: Either contain all of the per-channel DMA interrupts60or one irq for dma device6162"marvell,adma-1.0" used on pxa68863"marvell,pxa910-squ" used on pxa9106465Examples:6667/* each channel has specific irq */68adma0: dma-controller@d42a0800 {69compatible = "marvell,adma-1.0";70reg = <0xd42a0800 0x100>;71interrupts = <18 19>;72interrupt-parent = <&intcmux32>;73};7475/* One irq for all channels */76squ: dma-controller@d42a0800 {77compatible = "marvell,pxa910-squ";78reg = <0xd42a0800 0x100>;79interrupts = <46>;80};818283