Path: blob/main/sys/contrib/device-tree/Bindings/i2c/i2c-mpc.txt
48378 views
* I2C12Required properties :34- reg : Offset and length of the register set for the device5- compatible : should be "fsl,CHIP-i2c" where CHIP is the name of a6compatible processor, e.g. mpc8313, mpc8543, mpc8544, mpc5121,7mpc5200 or mpc5200b. For the mpc5121, an additional node8"fsl,mpc5121-i2c-ctrl" is required as shown in the example below.910Recommended properties :1112- interrupts : <a b> where a is the interrupt number and b is a13field that represents an encoding of the sense and level14information for the interrupt. This should be encoded based on15the information in section 2) depending on the type of interrupt16controller you have.17- fsl,preserve-clocking : boolean; if defined, the clock settings18from the bootloader are preserved (not touched).19- clock-frequency : desired I2C bus clock frequency in Hz.20- fsl,timeout : I2C bus timeout in microseconds.2122Examples :2324/* MPC5121 based board */25i2c@1740 {26#address-cells = <1>;27#size-cells = <0>;28compatible = "fsl,mpc5121-i2c", "fsl-i2c";29reg = <0x1740 0x20>;30interrupts = <11 0x8>;31interrupt-parent = <&ipic>;32clock-frequency = <100000>;33};3435i2ccontrol@1760 {36compatible = "fsl,mpc5121-i2c-ctrl";37reg = <0x1760 0x8>;38};3940/* MPC5200B based board */41i2c@3d00 {42#address-cells = <1>;43#size-cells = <0>;44compatible = "fsl,mpc5200b-i2c","fsl,mpc5200-i2c","fsl-i2c";45reg = <0x3d00 0x40>;46interrupts = <2 15 0>;47interrupt-parent = <&mpc5200_pic>;48fsl,preserve-clocking;49};5051/* MPC8544 base board */52i2c@3100 {53#address-cells = <1>;54#size-cells = <0>;55compatible = "fsl,mpc8544-i2c", "fsl-i2c";56reg = <0x3100 0x100>;57interrupts = <43 2>;58interrupt-parent = <&mpic>;59clock-frequency = <400000>;60fsl,timeout = <10000>;61};626364