Path: blob/main/sys/contrib/device-tree/Bindings/iio/adc/adi,ad7192.yaml
48406 views
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)1# Copyright 2019 Analog Devices Inc.2%YAML 1.23---4$id: http://devicetree.org/schemas/iio/adc/adi,ad7192.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#67title: Analog Devices AD7192 ADC device driver89maintainers:10- Michael Hennerich <michael.hennerich@analog.com>1112description: |13Bindings for the Analog Devices AD7192 ADC device. Datasheet can be14found here:15https://www.analog.com/media/en/technical-documentation/data-sheets/AD7192.pdf1617properties:18compatible:19enum:20- adi,ad719021- adi,ad719222- adi,ad719323- adi,ad719424- adi,ad71952526"#address-cells":27const: 12829"#size-cells":30const: 03132reg:33maxItems: 13435spi-cpol: true3637spi-cpha: true3839clocks:40maxItems: 141description:42Optionally, either a crystal can be attached externally between MCLK1 and43MCLK2 pins, or an external CMOS-compatible clock can drive the MCLK244pin. If absent, internal 4.92MHz clock is used, which can be made45available on MCLK2 pin.4647clock-names:48enum:49- xtal50- mclk5152"#clock-cells":53const: 054description:55If present when internal clock is used, configured as clock provider.5657interrupts:58maxItems: 15960aincom-supply:61description: |62AINCOM voltage supply. Analog inputs AINx are referenced to this input63when configured for pseudo-differential operation.6465dvdd-supply:66description: DVdd voltage supply6768avdd-supply:69description: AVdd voltage supply7071vref-supply:72description: VRef voltage supply7374adi,rejection-60-Hz-enable:75description: |76This bit enables a notch at 60 Hz when the first notch of the sinc77filter is at 50 Hz. When REJ60 is set, a filter notch is placed at7860 Hz when the sinc filter first notch is at 50 Hz. This allows79simultaneous 50 Hz/ 60 Hz rejection.80type: boolean8182adi,refin2-pins-enable:83description: |84External reference applied between the P1/REFIN2(+) and P0/REFIN2(−) pins.85type: boolean8687adi,buffer-enable:88description: |89Enables the buffer on the analog inputs. If cleared, the analog inputs90are unbuffered, lowering the power consumption of the device. If this91bit is set, the analog inputs are buffered, allowing the user to place92source impedances on the front end without contributing gain errors to93the system.94type: boolean9596adi,burnout-currents-enable:97description: |98When this bit is set to 1, the 500 nA current sources in the signal99path are enabled. When BURN = 0, the burnout currents are disabled.100The burnout currents can be enabled only when the buffer is active101and when chop is disabled.102type: boolean103104bipolar:105description: see Documentation/devicetree/bindings/iio/adc/adc.yaml106type: boolean107108patternProperties:109"^channel@[0-9a-f]+$":110type: object111$ref: adc.yaml112unevaluatedProperties: false113114properties:115reg:116description: The channel index.117minimum: 0118maximum: 271119120diff-channels:121description:122Both inputs can be connected to pins AIN1 to AIN16 by choosing the123appropriate value from 1 to 16.124items:125minimum: 1126maximum: 16127128single-channel:129description:130Positive input can be connected to pins AIN1 to AIN16 by choosing the131appropriate value from 1 to 16. Negative input is connected to AINCOM.132minimum: 1133maximum: 16134135oneOf:136- required:137- reg138- diff-channels139- required:140- reg141- single-channel142143required:144- compatible145- reg146- interrupts147- dvdd-supply148- avdd-supply149- vref-supply150- spi-cpol151- spi-cpha152153allOf:154- $ref: /schemas/spi/spi-peripheral-props.yaml#155- if:156properties:157compatible:158enum:159- adi,ad7190160- adi,ad7192161- adi,ad7193162- adi,ad7195163then:164patternProperties:165"^channel@[0-9a-f]+$": false166- if:167anyOf:168- required:169- clocks170- required:171- clock-names172then:173properties:174"#clock-cells": false175required:176- clocks177- clock-names178179unevaluatedProperties: false180181examples:182- |183spi {184#address-cells = <1>;185#size-cells = <0>;186187adc@0 {188compatible = "adi,ad7192";189reg = <0>;190spi-max-frequency = <1000000>;191spi-cpol;192spi-cpha;193clocks = <&ad7192_mclk>;194clock-names = "mclk";195interrupts = <25 0x2>;196interrupt-parent = <&gpio>;197aincom-supply = <&aincom>;198dvdd-supply = <&dvdd>;199avdd-supply = <&avdd>;200vref-supply = <&vref>;201202adi,refin2-pins-enable;203adi,rejection-60-Hz-enable;204adi,buffer-enable;205adi,burnout-currents-enable;206};207};208- |209spi {210#address-cells = <1>;211#size-cells = <0>;212213adc@0 {214compatible = "adi,ad7194";215reg = <0>;216217#address-cells = <1>;218#size-cells = <0>;219220spi-max-frequency = <1000000>;221spi-cpol;222spi-cpha;223#clock-cells = <0>;224interrupts = <25 0x2>;225interrupt-parent = <&gpio>;226aincom-supply = <&aincom>;227dvdd-supply = <&dvdd>;228avdd-supply = <&avdd>;229vref-supply = <&vref>;230231channel@0 {232reg = <0>;233diff-channels = <1 6>;234};235236channel@1 {237reg = <1>;238single-channel = <1>;239};240};241};242243244