Path: blob/main/sys/contrib/device-tree/include/dt-bindings/reset/mt7629-resets.h
48524 views
/* SPDX-License-Identifier: GPL-2.0 */1/*2* Copyright (C) 2019 MediaTek Inc.3*/45#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT76296#define _DT_BINDINGS_RESET_CONTROLLER_MT762978/* INFRACFG resets */9#define MT7629_INFRA_EMI_MPU_RST 010#define MT7629_INFRA_UART5_RST 211#define MT7629_INFRA_CIRQ_EINT_RST 312#define MT7629_INFRA_APXGPT_RST 413#define MT7629_INFRA_SCPSYS_RST 514#define MT7629_INFRA_KP_RST 615#define MT7629_INFRA_SPI1_RST 716#define MT7629_INFRA_SPI4_RST 817#define MT7629_INFRA_SYSTIMER_RST 918#define MT7629_INFRA_IRRX_RST 1019#define MT7629_INFRA_AO_BUS_RST 1620#define MT7629_INFRA_EMI_RST 3221#define MT7629_INFRA_APMIXED_RST 3522#define MT7629_INFRA_MIPI_RST 3623#define MT7629_INFRA_TRNG_RST 3724#define MT7629_INFRA_SYSCIRQ_RST 3825#define MT7629_INFRA_MIPI_CSI_RST 3926#define MT7629_INFRA_GCE_FAXI_RST 4027#define MT7629_INFRA_I2C_SRAM_RST 4128#define MT7629_INFRA_IOMMU_RST 472930/* PERICFG resets */31#define MT7629_PERI_UART0_SW_RST 032#define MT7629_PERI_UART1_SW_RST 133#define MT7629_PERI_UART2_SW_RST 234#define MT7629_PERI_BTIF_SW_RST 635#define MT7629_PERI_PWN_SW_RST 836#define MT7629_PERI_DMA_SW_RST 1137#define MT7629_PERI_NFI_SW_RST 1438#define MT7629_PERI_I2C0_SW_RST 2239#define MT7629_PERI_SPI0_SW_RST 3340#define MT7629_PERI_SPI1_SW_RST 3441#define MT7629_PERI_FLASHIF_SW_RST 364243/* PCIe Subsystem resets */44#define MT7629_PCIE1_CORE_RST 1945#define MT7629_PCIE1_MMIO_RST 2046#define MT7629_PCIE1_HRST 2147#define MT7629_PCIE1_USER_RST 2248#define MT7629_PCIE1_PIPE_RST 2349#define MT7629_PCIE0_CORE_RST 2750#define MT7629_PCIE0_MMIO_RST 2851#define MT7629_PCIE0_HRST 2952#define MT7629_PCIE0_USER_RST 3053#define MT7629_PCIE0_PIPE_RST 315455/* SSUSB Subsystem resets */56#define MT7629_SSUSB_PHY_PWR_RST 357#define MT7629_SSUSB_MAC_PWR_RST 45859/* ETH Subsystem resets */60#define MT7629_ETHSYS_SYS_RST 061#define MT7629_ETHSYS_MCM_RST 262#define MT7629_ETHSYS_HSDMA_RST 563#define MT7629_ETHSYS_FE_RST 664#define MT7629_ETHSYS_ESW_RST 1665#define MT7629_ETHSYS_GMAC_RST 2366#define MT7629_ETHSYS_EPHY_RST 2467#define MT7629_ETHSYS_CRYPTO_RST 2968#define MT7629_ETHSYS_PPE_RST 316970#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT7629 */717273