Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
torvalds
GitHub Repository: torvalds/linux
Path: blob/master/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
26308 views
1
Atmel system registers
2
3
Chipid required properties:
4
- compatible: Should be "atmel,sama5d2-chipid" or "microchip,sama7g5-chipid"
5
"microchip,sama7d65-chipid"
6
- reg : Should contain registers location and length
7
8
PIT Timer required properties:
9
- compatible: Should be "atmel,at91sam9260-pit"
10
- reg: Should contain registers location and length
11
- interrupts: Should contain interrupt for the PIT which is the IRQ line
12
shared across all System Controller members.
13
14
PIT64B Timer required properties:
15
- compatible: Should be "microchip,sam9x60-pit64b" or
16
"microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b"
17
"microchip,sama7d65-pit64b", "microchip,sam9x60-pit64b"
18
- reg: Should contain registers location and length
19
- interrupts: Should contain interrupt for PIT64B timer
20
- clocks: Should contain the available clock sources for PIT64B timer.
21
22
System Timer (ST) required properties:
23
- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd"
24
- reg: Should contain registers location and length
25
- interrupts: Should contain interrupt for the ST which is the IRQ line
26
shared across all System Controller members.
27
- clocks: phandle to input clock.
28
Its subnodes can be:
29
- watchdog: compatible should be "atmel,at91rm9200-wdt"
30
31
RAMC SDRAM/DDR Controller required properties:
32
- compatible: Should be "atmel,at91rm9200-sdramc", "syscon" or
33
"atmel,at91sam9260-sdramc" or
34
"atmel,at91sam9g45-ddramc" or
35
"atmel,sama5d3-ddramc" or
36
"microchip,sam9x60-ddramc" or
37
"microchip,sama7g5-uddrc" or
38
"microchip,sama7d65-uddrc", "microchip,sama7g5-uddrc" or
39
"microchip,sam9x7-ddramc", "atmel,sama5d3-ddramc".
40
- reg: Should contain registers location and length
41
42
Examples:
43
44
ramc0: ramc@ffffe800 {
45
compatible = "atmel,at91sam9g45-ddramc";
46
reg = <0xffffe800 0x200>;
47
};
48
49
50