Path: blob/master/Documentation/devicetree/bindings/bus/st,stm32mp131-dbg-bus.yaml
170953 views
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/bus/st,stm32mp131-dbg-bus.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: STM32 Coresight bus78maintainers:9- Gatien Chevallier <gatien.chevallier@foss.st.com>1011description:12The STM32 debug bus is in charge of checking the debug configuration13of the platform before probing the peripheral drivers that rely on the debug14domain.1516properties:17compatible:18items:19- enum:20- st,stm32mp131-dbg-bus21- st,stm32mp151-dbg-bus2223"#address-cells":24const: 12526"#size-cells":27const: 12829ranges:30minItems: 131maxItems: 23233"#access-controller-cells":34const: 135description:36Contains the debug profile necessary to access the peripheral.3738patternProperties:39"@[0-9a-f]+$":40description: Debug related peripherals41type: object4243additionalProperties: true4445required:46- access-controllers4748required:49- "#access-controller-cells"50- "#address-cells"51- "#size-cells"52- compatible53- ranges5455additionalProperties: false5657examples:58- |59#include <dt-bindings/clock/stm32mp1-clks.h>6061dbg_bus: bus@50080000 {62compatible = "st,stm32mp131-dbg-bus";63#address-cells = <1>;64#size-cells = <1>;65#access-controller-cells = <1>;66ranges = <0x50080000 0x50080000 0x3f80000>;6768cti@50094000 {69compatible = "arm,coresight-cti", "arm,primecell";70reg = <0x50094000 0x1000>;71clocks = <&rcc CK_DBG>;72clock-names = "apb_pclk";73access-controllers = <&dbg_bus 0>;74};75};767778