Path: blob/master/Documentation/devicetree/bindings/cache/qcom,llcc.yaml
50374 views
# SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/cache/qcom,llcc.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: Last Level Cache Controller78maintainers:9- Bjorn Andersson <andersson@kernel.org>1011description: |12LLCC (Last Level Cache Controller) provides last level of cache memory in SoC,13that can be shared by multiple clients. Clients here are different cores in the14SoC, the idea is to minimize the local caches at the clients and migrate to15common pool of memory. Cache memory is divided into partitions called slices16which are assigned to clients. Clients can query the slice details, activate17and deactivate them.1819properties:20compatible:21enum:22- qcom,ipq5424-llcc23- qcom,kaanapali-llcc24- qcom,qcs615-llcc25- qcom,qcs8300-llcc26- qcom,qdu1000-llcc27- qcom,sa8775p-llcc28- qcom,sar1130p-llcc29- qcom,sar2130p-llcc30- qcom,sc7180-llcc31- qcom,sc7280-llcc32- qcom,sc8180x-llcc33- qcom,sc8280xp-llcc34- qcom,sdm845-llcc35- qcom,sm6350-llcc36- qcom,sm7150-llcc37- qcom,sm8150-llcc38- qcom,sm8250-llcc39- qcom,sm8350-llcc40- qcom,sm8450-llcc41- qcom,sm8550-llcc42- qcom,sm8650-llcc43- qcom,sm8750-llcc44- qcom,x1e80100-llcc4546reg:47minItems: 148maxItems: 104950reg-names:51minItems: 152maxItems: 105354interrupts:55maxItems: 15657nvmem-cells:58items:59- description: Reference to an nvmem node for multi channel DDR6061nvmem-cell-names:62items:63- const: multi-chan-ddr6465required:66- compatible67- reg68- reg-names6970allOf:71- if:72properties:73compatible:74contains:75enum:76- qcom,ipq5424-llcc77then:78properties:79reg:80items:81- description: LLCC0 base register region82reg-names:83items:84- const: llcc0_base8586- if:87properties:88compatible:89contains:90enum:91- qcom,sar1130p-llcc92- qcom,sar2130p-llcc93then:94properties:95reg:96items:97- description: LLCC0 base register region98- description: LLCC1 base register region99- description: LLCC broadcast OR register region100- description: LLCC broadcast AND register region101- description: LLCC scratchpad broadcast OR register region102- description: LLCC scratchpad broadcast AND register region103reg-names:104items:105- const: llcc0_base106- const: llcc1_base107- const: llcc_broadcast_base108- const: llcc_broadcast_and_base109- const: llcc_scratchpad_broadcast_base110- const: llcc_scratchpad_broadcast_and_base111112- if:113properties:114compatible:115contains:116enum:117- qcom,qcs615-llcc118- qcom,sc7180-llcc119- qcom,sm6350-llcc120then:121properties:122reg:123items:124- description: LLCC0 base register region125- description: LLCC broadcast base register region126reg-names:127items:128- const: llcc0_base129- const: llcc_broadcast_base130131- if:132properties:133compatible:134contains:135enum:136- qcom,sa8775p-llcc137then:138properties:139reg:140items:141- description: LLCC0 base register region142- description: LLCC1 base register region143- description: LLCC2 base register region144- description: LLCC3 base register region145- description: LLCC4 base register region146- description: LLCC5 base register region147- description: LLCC broadcast base register region148reg-names:149items:150- const: llcc0_base151- const: llcc1_base152- const: llcc2_base153- const: llcc3_base154- const: llcc4_base155- const: llcc5_base156- const: llcc_broadcast_base157158- if:159properties:160compatible:161contains:162enum:163- qcom,sc7280-llcc164then:165properties:166reg:167items:168- description: LLCC0 base register region169- description: LLCC1 base register region170- description: LLCC broadcast base register region171reg-names:172items:173- const: llcc0_base174- const: llcc1_base175- const: llcc_broadcast_base176177- if:178properties:179compatible:180contains:181enum:182- qcom,qdu1000-llcc183- qcom,sc8180x-llcc184- qcom,sc8280xp-llcc185then:186properties:187reg:188items:189- description: LLCC0 base register region190- description: LLCC1 base register region191- description: LLCC2 base register region192- description: LLCC3 base register region193- description: LLCC4 base register region194- description: LLCC5 base register region195- description: LLCC6 base register region196- description: LLCC7 base register region197- description: LLCC broadcast base register region198reg-names:199items:200- const: llcc0_base201- const: llcc1_base202- const: llcc2_base203- const: llcc3_base204- const: llcc4_base205- const: llcc5_base206- const: llcc6_base207- const: llcc7_base208- const: llcc_broadcast_base209210- if:211properties:212compatible:213contains:214enum:215- qcom,x1e80100-llcc216then:217properties:218reg:219items:220- description: LLCC0 base register region221- description: LLCC1 base register region222- description: LLCC2 base register region223- description: LLCC3 base register region224- description: LLCC4 base register region225- description: LLCC5 base register region226- description: LLCC6 base register region227- description: LLCC7 base register region228- description: LLCC broadcast base register region229- description: LLCC broadcast AND register region230reg-names:231items:232- const: llcc0_base233- const: llcc1_base234- const: llcc2_base235- const: llcc3_base236- const: llcc4_base237- const: llcc5_base238- const: llcc6_base239- const: llcc7_base240- const: llcc_broadcast_base241- const: llcc_broadcast_and_base242243- if:244properties:245compatible:246contains:247enum:248- qcom,qcs8300-llcc249- qcom,sdm845-llcc250- qcom,sm8150-llcc251- qcom,sm8250-llcc252- qcom,sm8350-llcc253then:254properties:255reg:256items:257- description: LLCC0 base register region258- description: LLCC1 base register region259- description: LLCC2 base register region260- description: LLCC3 base register region261- description: LLCC broadcast base register region262reg-names:263items:264- const: llcc0_base265- const: llcc1_base266- const: llcc2_base267- const: llcc3_base268- const: llcc_broadcast_base269270- if:271properties:272compatible:273contains:274enum:275- qcom,kaanapali-llcc276- qcom,sm8450-llcc277- qcom,sm8550-llcc278- qcom,sm8650-llcc279- qcom,sm8750-llcc280then:281properties:282reg:283items:284- description: LLCC0 base register region285- description: LLCC1 base register region286- description: LLCC2 base register region287- description: LLCC3 base register region288- description: LLCC broadcast OR register region289- description: LLCC broadcast AND register region290reg-names:291items:292- const: llcc0_base293- const: llcc1_base294- const: llcc2_base295- const: llcc3_base296- const: llcc_broadcast_base297- const: llcc_broadcast_and_base298299additionalProperties: false300301examples:302- |303#include <dt-bindings/interrupt-controller/arm-gic.h>304305soc {306#address-cells = <2>;307#size-cells = <2>;308309system-cache-controller@1100000 {310compatible = "qcom,sdm845-llcc";311reg = <0 0x01100000 0 0x50000>, <0 0x01180000 0 0x50000>,312<0 0x01200000 0 0x50000>, <0 0x01280000 0 0x50000>,313<0 0x01300000 0 0x50000>;314reg-names = "llcc0_base", "llcc1_base", "llcc2_base",315"llcc3_base", "llcc_broadcast_base";316interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>;317};318};319320321