Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
torvalds
GitHub Repository: torvalds/linux
 Path: blob/master/Documentation/devicetree/bindings/crypto/aspeed,ast2600-acry.yaml
52844 views
1
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

2
%YAML 1.2

3
---

4
$id: http://devicetree.org/schemas/crypto/aspeed,ast2600-acry.yaml#

5
$schema: http://devicetree.org/meta-schemas/core.yaml#

6


7
title: ASPEED ACRY ECDSA/RSA Hardware Accelerator Engines

8


9
maintainers:

10
  - Neal Liu <neal_liu@aspeedtech.com>

11


12
description:

13
  The ACRY ECDSA/RSA engines is designed to accelerate the throughput

14
  of ECDSA/RSA signature and verification. Basically, ACRY can be

15
  divided into two independent engines - ECC Engine and RSA Engine.

16


17
properties:

18
  compatible:

19
    enum:

20
      - aspeed,ast2600-acry

21


22
  reg:

23
    items:

24
      - description: acry base address & size

25
      - description: acry sram base address & size

26


27
  clocks:

28
    maxItems: 1

29


30
  interrupts:

31
    maxItems: 1

32


33
  aspeed,ahbc:

34
    $ref: /schemas/types.yaml#/definitions/phandle

35
    description:

36
      A phandle to the AHB controller node, which must be a syscon

37


38
required:

39
  - compatible

40
  - reg

41
  - clocks

42
  - interrupts

43
  - aspeed,ahbc

44


45
additionalProperties: false

46


47
examples:

48
  - |

49
    #include <dt-bindings/clock/ast2600-clock.h>

50
    acry: crypto@1e6fa000 {

51
        compatible = "aspeed,ast2600-acry";

52
        reg = <0x1e6fa000 0x400>, <0x1e710000 0x1800>;

53
        interrupts = <160>;

54
        clocks = <&syscon ASPEED_CLK_GATE_RSACLK>;

55
        aspeed,ahbc = <&ahbc>;

56
    };

57


58