Path: blob/master/Documentation/devicetree/bindings/crypto/intel,keembay-ocs-ecc.yaml
26308 views
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/crypto/intel,keembay-ocs-ecc.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: Intel Keem Bay OCS ECC78maintainers:9- Daniele Alessandrelli <daniele.alessandrelli@intel.com>10- Prabhjot Khurana <prabhjot.khurana@intel.com>1112description:13The Intel Keem Bay Offload and Crypto Subsystem (OCS) Elliptic Curve14Cryptography (ECC) device provides hardware acceleration for elliptic curve15cryptography using the NIST P-256 and NIST P-384 elliptic curves.1617properties:18compatible:19const: intel,keembay-ocs-ecc2021reg:22maxItems: 12324interrupts:25maxItems: 12627clocks:28maxItems: 12930required:31- compatible32- reg33- interrupts34- clocks3536additionalProperties: false3738examples:39- |40#include <dt-bindings/interrupt-controller/arm-gic.h>41crypto@30001000 {42compatible = "intel,keembay-ocs-ecc";43reg = <0x30001000 0x1000>;44interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;45clocks = <&scmi_clk 95>;46};474849