Path: blob/master/Documentation/devicetree/bindings/display/amlogic,meson-vpu.yaml
53204 views
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)1# Copyright 2019 BayLibre, SAS2%YAML 1.23---4$id: http://devicetree.org/schemas/display/amlogic,meson-vpu.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#67title: Amlogic Meson Display Controller89maintainers:10- Neil Armstrong <neil.armstrong@linaro.org>1112description: |13The Amlogic Meson Display controller is composed of several components14that are going to be documented below1516DMC|---------------VPU (Video Processing Unit)----------------|------HHI------|17| vd1 _______ _____________ _________________ | |18D |-------| |----| | | | | HDMI PLL |19D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |20R |-------| |----| Processing | | | | |21| osd2 | | | |---| Enci ----------|----|-----VDAC------|22R |-------| CSC |----| Scalers | | Encp ----------|----|----HDMI-TX----|23A | osd1 | | | Blenders | | Encl ----------|----|---------------|24M |-------|______|----|____________| |________________| | |25___|__________________________________________________________|_______________|2627VIU: Video Input Unit28---------------------2930The Video Input Unit is in charge of the pixel scanout from the DDR memory.31It fetches the frames addresses, stride and parameters from the "Canvas" memory.32This part is also in charge of the CSC (Colorspace Conversion).33It can handle 2 OSD Planes and 2 Video Planes.3435VPP: Video Post Processing36--------------------------3738The Video Post Processing is in charge of the scaling and blending of the39various planes into a single pixel stream.40There is a special "pre-blending" used by the video planes with a dedicated41scaler and a "post-blending" to merge with the OSD Planes.42The OSD planes also have a dedicated scaler for one of the OSD.4344VENC: Video Encoders45--------------------4647The VENC is composed of the multiple pixel encoders48- ENCI : Interlace Video encoder for CVBS and Interlace HDMI49- ENCP : Progressive Video Encoder for HDMI50- ENCL : LCD LVDS Encoder51The VENC Unit gets a Pixel Clocks (VCLK) from a dedicated HDMI PLL and clock52tree and provides the scanout clock to the VPP and VIU.53The ENCI is connected to a single VDAC for Composite Output.54The ENCI and ENCP are connected to an on-chip HDMI Transceiver.5556properties:57compatible:58oneOf:59- items:60- enum:61- amlogic,meson-gxbb-vpu # GXBB (S905)62- amlogic,meson-gxl-vpu # GXL (S905X, S905D)63- amlogic,meson-gxm-vpu # GXM (S912)64- const: amlogic,meson-gx-vpu65- enum:66- amlogic,meson-g12a-vpu # G12A (S905X2, S905Y2, S905D2)6768reg:69maxItems: 27071reg-names:72items:73- const: vpu74- const: hhi7576interrupts:77maxItems: 17879amlogic,canvas:80description: should point to a canvas provider node81$ref: /schemas/types.yaml#/definitions/phandle8283power-domains:84maxItems: 185description: phandle to the associated power domain8687port@0:88$ref: /schemas/graph.yaml#/properties/port89description:90A port node pointing to the CVBS VDAC port node.9192port@1:93$ref: /schemas/graph.yaml#/properties/port94description:95A port node pointing to the HDMI-TX port node.9697port@2:98$ref: /schemas/graph.yaml#/properties/port99description:100A port node pointing to the DPI port node (e.g. DSI or LVDS transceiver).101102"#address-cells":103const: 1104105"#size-cells":106const: 0107108required:109- compatible110- reg111- interrupts112- port@0113- port@1114- "#address-cells"115- "#size-cells"116- amlogic,canvas117118additionalProperties: false119120examples:121- |122vpu: vpu@d0100000 {123compatible = "amlogic,meson-gxbb-vpu", "amlogic,meson-gx-vpu";124reg = <0xd0100000 0x100000>, <0xc883c000 0x1000>;125reg-names = "vpu", "hhi";126interrupts = <3>;127#address-cells = <1>;128#size-cells = <0>;129amlogic,canvas = <&canvas>;130131/* CVBS VDAC output port */132port@0 {133reg = <0>;134135cvbs_vdac_out: endpoint {136remote-endpoint = <&tv_connector_in>;137};138};139140/* HDMI TX output port */141port@1 {142reg = <1>;143144hdmi_tx_out: endpoint {145remote-endpoint = <&hdmi_tx_in>;146};147};148};149150151