Path: blob/master/Documentation/devicetree/bindings/display/bridge/fsl,imx8qxp-pxl2dpi.yaml
26309 views
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/display/bridge/fsl,imx8qxp-pxl2dpi.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: Freescale i.MX8qxp Pixel Link to Display Pixel Interface78maintainers:9- Liu Ying <victor.liu@nxp.com>1011description: |12The Freescale i.MX8qxp Pixel Link to Display Pixel Interface(PXL2DPI)13interfaces the pixel link 36-bit data output and the DSI controller’s14MIPI-DPI 24-bit data input, and inputs of LVDS Display Bridge(LDB) module15used in LVDS mode, to remap the pixel color codings between those modules.16This module is purely combinatorial.1718The i.MX8qxp PXL2DPI is controlled by Control and Status Registers(CSR) module.19The CSR module, as a system controller, contains the PXL2DPI's configuration20register.2122properties:23compatible:24const: fsl,imx8qxp-pxl2dpi2526fsl,sc-resource:27$ref: /schemas/types.yaml#/definitions/uint3228description: The SCU resource ID associated with this PXL2DPI instance.2930power-domains:31maxItems: 13233fsl,companion-pxl2dpi:34$ref: /schemas/types.yaml#/definitions/phandle35description: |36A phandle which points to companion PXL2DPI which is used by downstream37LVDS Display Bridge(LDB) in split mode.3839ports:40$ref: /schemas/graph.yaml#/properties/ports4142properties:43port@0:44$ref: /schemas/graph.yaml#/properties/port45description: The PXL2DPI input port node from pixel link.4647port@1:48$ref: /schemas/graph.yaml#/properties/port49description: The PXL2DPI output port node to downstream bridge.5051required:52- port@053- port@15455required:56- compatible57- fsl,sc-resource58- power-domains59- ports6061additionalProperties: false6263examples:64- |65#include <dt-bindings/firmware/imx/rsrc.h>66pxl2dpi {67compatible = "fsl,imx8qxp-pxl2dpi";68fsl,sc-resource = <IMX_SC_R_MIPI_0>;69power-domains = <&pd IMX_SC_R_MIPI_0>;7071ports {72#address-cells = <1>;73#size-cells = <0>;7475port@0 {76#address-cells = <1>;77#size-cells = <0>;78reg = <0>;7980mipi_lvds_0_pxl2dpi_dc_pixel_link0: endpoint@0 {81reg = <0>;82remote-endpoint = <&dc_pixel_link0_mipi_lvds_0_pxl2dpi>;83};8485mipi_lvds_0_pxl2dpi_dc_pixel_link1: endpoint@1 {86reg = <1>;87remote-endpoint = <&dc_pixel_link1_mipi_lvds_0_pxl2dpi>;88};89};9091port@1 {92#address-cells = <1>;93#size-cells = <0>;94reg = <1>;9596mipi_lvds_0_pxl2dpi_mipi_lvds_0_ldb_ch0: endpoint@0 {97reg = <0>;98remote-endpoint = <&mipi_lvds_0_ldb_ch0_mipi_lvds_0_pxl2dpi>;99};100101mipi_lvds_0_pxl2dpi_mipi_lvds_0_ldb_ch1: endpoint@1 {102reg = <1>;103remote-endpoint = <&mipi_lvds_0_ldb_ch1_mipi_lvds_0_pxl2dpi>;104};105};106};107};108109110