Path: blob/master/Documentation/devicetree/bindings/display/bridge/renesas,dsi-csi2-tx.yaml
26309 views
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/display/bridge/renesas,dsi-csi2-tx.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: Renesas R-Car MIPI DSI/CSI-2 Encoder78maintainers:9- Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>1011description: |12This binding describes the MIPI DSI/CSI-2 encoder embedded in the Renesas13R-Car Gen4 SoCs. The encoder can operate in either DSI or CSI-2 mode, with up14to four data lanes.1516properties:17compatible:18enum:19- renesas,r8a779a0-dsi-csi2-tx # for V3U20- renesas,r8a779g0-dsi-csi2-tx # for V4H21- renesas,r8a779h0-dsi-csi2-tx # for V4M2223reg:24maxItems: 12526clocks:27items:28- description: Functional clock29- description: DSI (and CSI-2) functional clock30- description: PLL reference clock3132clock-names:33items:34- const: fck35- const: dsi36- const: pll3738power-domains:39maxItems: 14041resets:42maxItems: 14344ports:45$ref: /schemas/graph.yaml#/properties/ports4647properties:48port@0:49$ref: /schemas/graph.yaml#/properties/port50description: Parallel input port5152port@1:53$ref: /schemas/graph.yaml#/$defs/port-base54unevaluatedProperties: false55description: DSI/CSI-2 output port5657properties:58endpoint:59$ref: /schemas/media/video-interfaces.yaml#60unevaluatedProperties: false6162properties:63data-lanes:64minItems: 165maxItems: 46667required:68- data-lanes6970required:71- port@072- port@17374required:75- compatible76- reg77- clocks78- power-domains79- resets80- ports8182additionalProperties: false8384examples:85- |86#include <dt-bindings/clock/r8a779a0-cpg-mssr.h>87#include <dt-bindings/power/r8a779a0-sysc.h>8889dsi0: dsi-encoder@fed80000 {90compatible = "renesas,r8a779a0-dsi-csi2-tx";91reg = <0xfed80000 0x10000>;92power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;93clocks = <&cpg CPG_MOD 415>,94<&cpg CPG_CORE R8A779A0_CLK_DSI>,95<&cpg CPG_CORE R8A779A0_CLK_CP>;96clock-names = "fck", "dsi", "pll";97resets = <&cpg 415>;9899ports {100#address-cells = <1>;101#size-cells = <0>;102103port@0 {104reg = <0>;105dsi0_in: endpoint {106remote-endpoint = <&du_out_dsi0>;107};108};109110port@1 {111reg = <1>;112dsi0_out: endpoint {113data-lanes = <1 2>;114remote-endpoint = <&sn65dsi86_in>;115};116};117};118};119...120121122