CoCalc -- renesas,dsi.yaml

GitHub Repository: torvalds/linux
Path: blob/master/Documentation/devicetree/bindings/display/bridge/renesas,dsi.yaml
⁵²⁹⁸² views
1
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
%YAML 1.2
3
---
4
$id: http://devicetree.org/schemas/display/bridge/renesas,dsi.yaml#
5
$schema: http://devicetree.org/meta-schemas/core.yaml#
6

7
title: Renesas RZ/G2L MIPI DSI Encoder
8

9
maintainers:
10
  - Biju Das <biju.das.jz@bp.renesas.com>
11

12
description: |
13
  This binding describes the MIPI DSI encoder embedded in the Renesas
14
  RZ/G2L alike family of SoC's. The encoder can operate in DSI mode, with
15
  up to four data lanes.
16

17
properties:
18
  compatible:
19
    oneOf:
20
      - items:
21
          - enum:
22
              - renesas,r9a07g044-mipi-dsi # RZ/G2{L,LC}
23
              - renesas,r9a07g054-mipi-dsi # RZ/V2L
24
          - const: renesas,rzg2l-mipi-dsi
25

26
      - items:
27
          - const: renesas,r9a09g056-mipi-dsi # RZ/V2N
28
          - const: renesas,r9a09g057-mipi-dsi
29

30
      - enum:
31
          - renesas,r9a09g057-mipi-dsi # RZ/V2H(P)
32

33
  reg:
34
    maxItems: 1
35

36
  interrupts:
37
    items:
38
      - description: Sequence operation channel 0 interrupt
39
      - description: Sequence operation channel 1 interrupt
40
      - description: Video-Input operation channel 1 interrupt
41
      - description: DSI Packet Receive interrupt
42
      - description: DSI Fatal Error interrupt
43
      - description: DSI D-PHY PPI interrupt
44
      - description: Debug interrupt
45

46
  interrupt-names:
47
    items:
48
      - const: seq0
49
      - const: seq1
50
      - const: vin1
51
      - const: rcv
52
      - const: ferr
53
      - const: ppi
54
      - const: debug
55

56
  clocks:
57
    oneOf:
58
      - items:
59
          - description: DSI D-PHY PLL multiplied clock
60
          - description: DSI D-PHY system clock
61
          - description: DSI AXI bus clock
62
          - description: DSI Register access clock
63
          - description: DSI Video clock
64
          - description: DSI D-PHY Escape mode transmit clock
65
      - items:
66
          - description: DSI D-PHY PLL reference clock
67
          - description: DSI AXI bus clock
68
          - description: DSI Register access clock
69
          - description: DSI Video clock
70
          - description: DSI D-PHY Escape mode transmit clock
71

72
  clock-names:
73
    oneOf:
74
      - items:
75
          - const: pllclk
76
          - const: sysclk
77
          - const: aclk
78
          - const: pclk
79
          - const: vclk
80
          - const: lpclk
81
      - items:
82
          - const: pllrefclk
83
          - const: aclk
84
          - const: pclk
85
          - const: vclk
86
          - const: lpclk
87

88
  resets:
89
    oneOf:
90
      - items:
91
          - description: MIPI_DSI_CMN_RSTB
92
          - description: MIPI_DSI_ARESET_N
93
          - description: MIPI_DSI_PRESET_N
94
      - items:
95
          - description: MIPI_DSI_ARESET_N
96
          - description: MIPI_DSI_PRESET_N
97

98
  reset-names:
99
    oneOf:
100
      - items:
101
          - const: rst
102
          - const: arst
103
          - const: prst
104
      - items:
105
          - const: arst
106
          - const: prst
107

108
  power-domains:
109
    maxItems: 1
110

111
  ports:
112
    $ref: /schemas/graph.yaml#/properties/ports
113

114
    properties:
115
      port@0:
116
        $ref: /schemas/graph.yaml#/properties/port
117
        description: Parallel input port
118

119
      port@1:
120
        $ref: /schemas/graph.yaml#/$defs/port-base
121
        unevaluatedProperties: false
122
        description: DSI output port
123

124
        properties:
125
          endpoint:
126
            $ref: /schemas/media/video-interfaces.yaml#
127
            unevaluatedProperties: false
128

129
            properties:
130
              data-lanes:
131
                description: array of physical DSI data lane indexes.
132
                minItems: 1
133
                items:
134
                  - const: 1
135
                  - const: 2
136
                  - const: 3
137
                  - const: 4
138

139
            required:
140
              - data-lanes
141

142
    required:
143
      - port@0
144
      - port@1
145

146
required:
147
  - compatible
148
  - reg
149
  - interrupts
150
  - interrupt-names
151
  - clocks
152
  - clock-names
153
  - resets
154
  - reset-names
155
  - power-domains
156
  - ports
157

158
unevaluatedProperties: false
159

160
allOf:
161
  - $ref: ../dsi-controller.yaml#
162

163
  - if:
164
      properties:
165
        compatible:
166
          contains:
167
            const: renesas,r9a09g057-mipi-dsi
168
    then:
169
      properties:
170
        clocks:
171
          maxItems: 5
172

173
        clock-names:
174
          maxItems: 5
175

176
        resets:
177
          maxItems: 2
178

179
        reset-names:
180
          maxItems: 2
181
    else:
182
      properties:
183
        clocks:
184
          minItems: 6
185

186
        clock-names:
187
          minItems: 6
188

189
        resets:
190
          minItems: 3
191

192
        reset-names:
193
          minItems: 3
194

195
examples:
196
  - |
197
    #include <dt-bindings/clock/r9a07g044-cpg.h>
198
    #include <dt-bindings/interrupt-controller/arm-gic.h>
199

200
    dsi0: dsi@10850000 {
201
        compatible = "renesas,r9a07g044-mipi-dsi", "renesas,rzg2l-mipi-dsi";
202
        reg = <0x10850000 0x20000>;
203
        interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
204
                     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>,
205
                     <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
206
                     <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
207
                     <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
208
                     <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
209
                     <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
210
        interrupt-names = "seq0", "seq1", "vin1", "rcv",
211
                          "ferr", "ppi", "debug";
212
        clocks = <&cpg CPG_MOD R9A07G044_MIPI_DSI_PLLCLK>,
213
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_SYSCLK>,
214
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_ACLK>,
215
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_PCLK>,
216
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_VCLK>,
217
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_LPCLK>;
218
        clock-names = "pllclk", "sysclk", "aclk", "pclk", "vclk", "lpclk";
219
        resets = <&cpg R9A07G044_MIPI_DSI_CMN_RSTB>,
220
                 <&cpg R9A07G044_MIPI_DSI_ARESET_N>,
221
                 <&cpg R9A07G044_MIPI_DSI_PRESET_N>;
222
        reset-names = "rst", "arst", "prst";
223
        power-domains = <&cpg>;
224

225
        ports {
226
            #address-cells = <1>;
227
            #size-cells = <0>;
228

229
            port@0 {
230
                reg = <0>;
231
                dsi0_in: endpoint {
232
                    remote-endpoint = <&du_out_dsi0>;
233
                };
234
            };
235

236
            port@1 {
237
                reg = <1>;
238
                dsi0_out: endpoint {
239
                    data-lanes = <1 2 3 4>;
240
                    remote-endpoint = <&adv7535_in>;
241
                };
242
            };
243
        };
244
    };
245

246
  - |
247
    #include <dt-bindings/gpio/gpio.h>
248

249
    dsi1: dsi@10860000 {
250
        #address-cells = <1>;
251
        #size-cells = <0>;
252
        compatible = "renesas,r9a07g044-mipi-dsi", "renesas,rzg2l-mipi-dsi";
253
        reg = <0x10860000 0x20000>;
254
        interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
255
                     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>,
256
                     <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
257
                     <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
258
                     <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
259
                     <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
260
                     <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
261
        interrupt-names = "seq0", "seq1", "vin1", "rcv",
262
                          "ferr", "ppi", "debug";
263
        clocks = <&cpg CPG_MOD R9A07G044_MIPI_DSI_PLLCLK>,
264
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_SYSCLK>,
265
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_ACLK>,
266
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_PCLK>,
267
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_VCLK>,
268
                 <&cpg CPG_MOD R9A07G044_MIPI_DSI_LPCLK>;
269
        clock-names = "pllclk", "sysclk", "aclk", "pclk", "vclk", "lpclk";
270
        resets = <&cpg R9A07G044_MIPI_DSI_CMN_RSTB>,
271
                 <&cpg R9A07G044_MIPI_DSI_ARESET_N>,
272
                 <&cpg R9A07G044_MIPI_DSI_PRESET_N>;
273
        reset-names = "rst", "arst", "prst";
274
        power-domains = <&cpg>;
275

276
        panel@0 {
277
            compatible = "rocktech,jh057n00900";
278
            reg = <0>;
279
            vcc-supply = <&reg_2v8_p>;
280
            iovcc-supply = <&reg_1v8_p>;
281
            reset-gpios = <&gpio3 13 GPIO_ACTIVE_LOW>;
282

283
            port {
284
                panel_in: endpoint {
285
                    remote-endpoint = <&dsi1_out>;
286
                };
287
            };
288
        };
289

290
        ports {
291
            #address-cells = <1>;
292
            #size-cells = <0>;
293

294
            port@0 {
295
                reg = <0>;
296
                dsi1_in: endpoint {
297
                    remote-endpoint = <&du_out_dsi1>;
298
                };
299
            };
300

301
            port@1 {
302
                reg = <1>;
303
                dsi1_out: endpoint {
304
                    data-lanes = <1 2 3 4>;
305
                    remote-endpoint = <&panel_in>;
306
                };
307
            };
308
        };
309
    };
310
...
311

312
Product

Resources

Company
