Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
torvalds
GitHub Repository: torvalds/linux
Path: blob/master/Documentation/devicetree/bindings/dma/loongson,ls2k0300-dma.yaml
170954 views
1
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
%YAML 1.2
3
---
4
$id: http://devicetree.org/schemas/dma/loongson,ls2k0300-dma.yaml#
5
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7
title: Loongson-2 Multi-Channel DMA controller
8
9
description:
10
The Loongson-2 Multi-Channel DMA controller is used for transferring data
11
between system memory and the peripherals on the APB bus.
12
13
maintainers:
14
- Binbin Zhou <zhoubinbin@loongson.cn>
15
16
allOf:
17
- $ref: dma-controller.yaml#
18
19
properties:
20
compatible:
21
enum:
22
- loongson,ls2k0300-dma
23
- loongson,ls2k3000-dma
24
25
reg:
26
maxItems: 1
27
28
interrupts:
29
description:
30
Should contain all of the per-channel DMA interrupts in ascending order
31
with respect to the DMA channel index.
32
minItems: 4
33
maxItems: 8
34
35
clocks:
36
maxItems: 1
37
38
'#dma-cells':
39
const: 2
40
description: |
41
DMA request from clients consists of 2 cells:
42
1. Channel index
43
2. Transfer request factor number, If no transfer factor, use 0.
44
The number is SoC-specific, and this should be specified with
45
relation to the device to use the DMA controller.
46
47
dma-channels:
48
enum: [4, 8]
49
50
required:
51
- compatible
52
- reg
53
- interrupts
54
- clocks
55
- '#dma-cells'
56
- dma-channels
57
58
unevaluatedProperties: false
59
60
examples:
61
- |
62
#include <dt-bindings/interrupt-controller/irq.h>
63
#include <dt-bindings/clock/loongson,ls2k-clk.h>
64
65
dma-controller@1612c000 {
66
compatible = "loongson,ls2k0300-dma";
67
reg = <0x1612c000 0xff>;
68
interrupt-parent = <&liointc0>;
69
interrupts = <23 IRQ_TYPE_LEVEL_HIGH>,
70
<24 IRQ_TYPE_LEVEL_HIGH>,
71
<25 IRQ_TYPE_LEVEL_HIGH>,
72
<26 IRQ_TYPE_LEVEL_HIGH>,
73
<27 IRQ_TYPE_LEVEL_HIGH>,
74
<28 IRQ_TYPE_LEVEL_HIGH>,
75
<29 IRQ_TYPE_LEVEL_HIGH>,
76
<30 IRQ_TYPE_LEVEL_HIGH>;
77
clocks = <&clk LS2K0300_CLK_APB_GATE>;
78
#dma-cells = <2>;
79
dma-channels = <8>;
80
};
81
...
82
83