Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
torvalds
GitHub Repository: torvalds/linux
Path: blob/master/Documentation/devicetree/bindings/fpga/intel,stratix10-soc-fpga-mgr.yaml
26308 views
1
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
%YAML 1.2
3
---
4
$id: http://devicetree.org/schemas/fpga/intel,stratix10-soc-fpga-mgr.yaml#
5
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7
title: Intel Stratix10 SoC FPGA Manager
8
9
maintainers:
10
- Mahesh Rao <mahesh.rao@altera.com>
11
- Adrian Ng Ho Yin <adrian.ho.yin.ng@altera.com>
12
- Niravkumar L Rabara <nirav.rabara@altera.com>
13
14
description:
15
The Intel Stratix10 SoC consists of a 64-bit quad-core ARM Cortex A53 hard
16
processor system (HPS) and a Secure Device Manager (SDM). The Stratix10
17
SoC FPGA Manager driver is used to configure/reconfigure the FPGA fabric
18
on the die.The driver communicates with SDM/ATF via the stratix10-svc
19
platform driver for performing its operations.
20
21
properties:
22
compatible:
23
enum:
24
- intel,stratix10-soc-fpga-mgr
25
- intel,agilex-soc-fpga-mgr
26
27
required:
28
- compatible
29
30
additionalProperties: false
31
32
examples:
33
- |
34
fpga-mgr {
35
compatible = "intel,stratix10-soc-fpga-mgr";
36
};
37
38