Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
torvalds
GitHub Repository: torvalds/linux
Path: blob/master/Documentation/devicetree/bindings/fpga/lattice-ice40-fpga-mgr.txt
26308 views
1
Lattice iCE40 FPGA Manager
2
3
Required properties:
4
- compatible: Should contain "lattice,ice40-fpga-mgr"
5
- reg: SPI chip select
6
- spi-max-frequency: Maximum SPI frequency (>=1000000, <=25000000)
7
- cdone-gpios: GPIO input connected to CDONE pin
8
- reset-gpios: Active-low GPIO output connected to CRESET_B pin. Note
9
that unless the GPIO is held low during startup, the
10
FPGA will enter Master SPI mode and drive SCK with a
11
clock signal potentially jamming other devices on the
12
bus until the firmware is loaded.
13
14
Example:
15
fpga: fpga@0 {
16
compatible = "lattice,ice40-fpga-mgr";
17
reg = <0>;
18
spi-max-frequency = <1000000>;
19
cdone-gpios = <&gpio 24 GPIO_ACTIVE_HIGH>;
20
reset-gpios = <&gpio 22 GPIO_ACTIVE_LOW>;
21
};
22
23