Path: blob/master/Documentation/devicetree/bindings/fsi/aspeed,ast2600-fsi-master.yaml
26308 views
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/fsi/aspeed,ast2600-fsi-master.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: Aspeed FSI master78maintainers:9- Eddie James <eajames@linux.ibm.com>1011description:12The AST2600 and later contain two identical FSI masters. They share a13clock and have a separate interrupt line and output pins.1415properties:16compatible:17enum:18- aspeed,ast2600-fsi-master19- aspeed,ast2700-fsi-master2021clocks:22maxItems: 12324cfam-reset-gpios:25maxItems: 126description:27Output GPIO pin for CFAM reset2829fsi-routing-gpios:30maxItems: 131description:32Output GPIO pin for setting the FSI mux (internal or cabled)3334fsi-mux-gpios:35maxItems: 136description:37Input GPIO pin for detecting the desired FSI mux state3839interrupts:40maxItems: 14142if:43properties:44compatible:45contains:46enum:47- aspeed,ast2600-fsi-master48then:49properties:50reg:51maxItems: 152else:53properties:54reg:55minItems: 156items:57- description: OPB control registers58- description: FSI controller registers59- description: FSI link address space60reg-names:61items:62- const: opb63- const: ctrl64- const: fsi6566required:67- compatible68- reg69- clocks70- interrupts7172allOf:73- $ref: fsi-controller.yaml#7475unevaluatedProperties: false7677examples:78- |79#include <dt-bindings/clock/ast2600-clock.h>80#include <dt-bindings/gpio/aspeed-gpio.h>81#include <dt-bindings/interrupt-controller/arm-gic.h>82fsi-master@1e79b000 {83compatible = "aspeed,ast2600-fsi-master";84reg = <0x1e79b000 0x94>;85#address-cells = <2>;86#size-cells = <0>;87interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;88pinctrl-names = "default";89pinctrl-0 = <&pinctrl_fsi1_default>;90clocks = <&syscon ASPEED_CLK_GATE_FSICLK>;91fsi-routing-gpios = <&gpio0 ASPEED_GPIO(Q, 7) GPIO_ACTIVE_HIGH>;92fsi-mux-gpios = <&gpio0 ASPEED_GPIO(B, 0) GPIO_ACTIVE_HIGH>;93cfam-reset-gpios = <&gpio0 ASPEED_GPIO(Q, 0) GPIO_ACTIVE_LOW>;9495cfam@0,0 {96reg = <0 0>;97#address-cells = <1>;98#size-cells = <1>;99chip-id = <0>;100};101};102- |103bus {104#address-cells = <2>;105#size-cells = <2>;106107fsi-master@21800000 {108compatible = "aspeed,ast2700-fsi-master";109reg = <0x0 0x21800000 0x0 0x100>,110<0x0 0x21000000 0x0 0x1000>,111<0x0 0x20000000 0x0 0x1000000>;112reg-names = "opb", "ctrl", "fsi";113#interrupt-cells = <1>;114interrupt-controller;115interrupts-extended = <&intc 6>;116pinctrl-names = "default";117pinctrl-0 = <&pinctrl_fsi0_default>;118clocks = <&syscon 40>;119};120};121122123