Path: blob/master/Documentation/devicetree/bindings/i2c/i2c-imx.yaml
26307 views
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/i2c/i2c-imx.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: Freescale Inter IC (I2C) and High Speed Inter IC (HS-I2C) for i.MX78maintainers:9- Oleksij Rempel <o.rempel@pengutronix.de>1011allOf:12- $ref: /schemas/i2c/i2c-controller.yaml#1314properties:15compatible:16oneOf:17- const: fsl,imx1-i2c18- const: fsl,imx21-i2c19- const: fsl,vf610-i2c20- const: nxp,s32g2-i2c21- items:22- enum:23- fsl,ls1012a-i2c24- fsl,ls1021a-i2c25- fsl,ls1028a-i2c26- fsl,ls1043a-i2c27- fsl,ls1046a-i2c28- fsl,ls1088a-i2c29- fsl,ls208xa-i2c30- fsl,lx2160a-i2c31- const: fsl,vf610-i2c32- items:33- const: fsl,imx35-i2c34- const: fsl,imx1-i2c35- items:36- const: fsl,imx7d-i2c37- const: fsl,imx21-i2c38- items:39- enum:40- fsl,imx25-i2c41- fsl,imx27-i2c42- fsl,imx31-i2c43- fsl,imx50-i2c44- fsl,imx51-i2c45- fsl,imx53-i2c46- fsl,imx6q-i2c47- fsl,imx6sl-i2c48- fsl,imx6sx-i2c49- fsl,imx6sll-i2c50- fsl,imx6ul-i2c51- fsl,imx7s-i2c52- fsl,imx8mq-i2c53- fsl,imx8mm-i2c54- fsl,imx8mn-i2c55- fsl,imx8mp-i2c56- const: fsl,imx21-i2c57- items:58- const: nxp,s32g3-i2c59- const: nxp,s32g2-i2c6061reg:62maxItems: 16364interrupts:65maxItems: 16667clocks:68maxItems: 16970clock-names:71const: ipg7273clock-frequency:74minimum: 175default: 10000076maximum: 4000007778dmas:79items:80- description: DMA controller phandle and request line for RX81- description: DMA controller phandle and request line for TX8283dma-names:84items:85- const: rx86- const: tx8788sda-gpios:89maxItems: 19091scl-gpios:92maxItems: 19394required:95- compatible96- reg97- interrupts98- clocks99100unevaluatedProperties: false101102examples:103- |104#include <dt-bindings/clock/imx5-clock.h>105#include <dt-bindings/interrupt-controller/irq.h>106107i2c@83fc4000 {108compatible = "fsl,imx51-i2c", "fsl,imx21-i2c";109reg = <0x83fc4000 0x4000>;110interrupts = <63>;111clocks = <&clks IMX5_CLK_I2C2_GATE>;112};113114- |115#include <dt-bindings/clock/vf610-clock.h>116117i2c@40066000 {118compatible = "fsl,vf610-i2c";119reg = <0x40066000 0x1000>;120interrupts = <71 IRQ_TYPE_LEVEL_HIGH>;121clocks = <&clks VF610_CLK_I2C0>;122clock-names = "ipg";123dmas = <&edma0 0 50>,124<&edma0 0 51>;125dma-names = "rx", "tx";126};127128129