Path: blob/master/Documentation/devicetree/bindings/iio/adc/adi,ad4080.yaml
53693 views
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)1# Copyright 2025 Analog Devices Inc.2%YAML 1.23---4$id: http://devicetree.org/schemas/iio/adc/adi,ad4080.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#67title: Analog Devices AD4080 20-Bit, 40 MSPS, Differential SAR ADC89maintainers:10- Antoniu Miclaus <antoniu.miclaus@analog.com>1112description: |13The AD4080 is a high speed, low noise, low distortion, 20-bit, Easy Drive,14successive approximation register (SAR) analog-to-digital converter (ADC).15Maintaining high performance (signal-to-noise and distortion (SINAD) ratio16> 90 dBFS) at signal frequencies in excess of 1 MHz enables the AD4080 to17service a wide variety of precision, wide bandwidth data acquisition18applications.1920https://www.analog.com/media/en/technical-documentation/data-sheets/ad4080.pdf2122$ref: /schemas/spi/spi-peripheral-props.yaml#2324properties:25compatible:26enum:27- adi,ad408028- adi,ad408129- adi,ad408330- adi,ad408431- adi,ad408632- adi,ad40873334reg:35maxItems: 13637spi-max-frequency:38description: Configuration of the SPI bus.39maximum: 500000004041clocks:42maxItems: 14344clock-names:45items:46- const: cnv4748vdd33-supply: true4950vdd11-supply: true5152vddldo-supply: true5354iovdd-supply: true5556vrefin-supply: true5758io-backends:59maxItems: 16061adi,lvds-cnv-enable:62description: Enable the LVDS signal type on the CNV pin. Default is CMOS.63type: boolean6465adi,num-lanes:66description:67Number of lanes on which the data is sent on the output (DA, DB pins).68$ref: /schemas/types.yaml#/definitions/uint3269enum: [1, 2]70default: 17172required:73- compatible74- reg75- clocks76- clock-names77- vdd33-supply78- vrefin-supply7980additionalProperties: false8182examples:83- |84spi {85#address-cells = <1>;86#size-cells = <0>;8788adc@0 {89compatible = "adi,ad4080";90reg = <0>;91spi-max-frequency = <10000000>;92vdd33-supply = <&vdd33>;93vddldo-supply = <&vddldo>;94vrefin-supply = <&vrefin>;95clocks = <&cnv>;96clock-names = "cnv";97io-backends = <&iio_backend>;98};99};100...101102103