Path: blob/master/Documentation/devicetree/bindings/iio/adc/atmel,sama5d2-adc.yaml
26309 views
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/iio/adc/atmel,sama5d2-adc.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: AT91 SAMA5D2 Analog to Digital Converter (ADC)78maintainers:9- Eugen Hristev <eugen.hristev@microchip.com>1011properties:12compatible:13enum:14- atmel,sama5d2-adc15- microchip,sam9x60-adc16- microchip,sama7g5-adc1718reg:19maxItems: 12021interrupts:22maxItems: 12324clocks:25maxItems: 12627clock-names:28const: adc_clk2930vref-supply: true31vddana-supply: true3233atmel,min-sample-rate-hz:34description: Minimum sampling rate, it depends on SoC.3536atmel,max-sample-rate-hz:37description: Maximum sampling rate, it depends on SoC.3839atmel,startup-time-ms:40description: Startup time expressed in ms, it depends on SoC.4142atmel,trigger-edge-type:43$ref: /schemas/types.yaml#/definitions/uint3244description:45One of possible edge types for the ADTRG hardware trigger pin.46When the specific edge type is detected, the conversion will47start. Should be one of IRQ_TYPE_EDGE_RISING, IRQ_TYPE_EDGE_FALLING48or IRQ_TYPE_EDGE_BOTH.49enum: [1, 2, 3]5051dmas:52maxItems: 15354dma-names:55const: rx5657"#io-channel-cells":58const: 15960additionalProperties: false6162required:63- compatible64- reg65- interrupts66- clocks67- clock-names68- vref-supply69- vddana-supply70- atmel,min-sample-rate-hz71- atmel,max-sample-rate-hz72- atmel,startup-time-ms7374examples:75- |76#include <dt-bindings/dma/at91.h>77#include <dt-bindings/interrupt-controller/irq.h>78soc {79#address-cells = <1>;80#size-cells = <1>;8182adc@fc030000 {83compatible = "atmel,sama5d2-adc";84reg = <0xfc030000 0x100>;85interrupts = <40 IRQ_TYPE_LEVEL_HIGH 7>;86clocks = <&adc_clk>;87clock-names = "adc_clk";88atmel,min-sample-rate-hz = <200000>;89atmel,max-sample-rate-hz = <20000000>;90atmel,startup-time-ms = <4>;91vddana-supply = <&vdd_3v3_lp_reg>;92vref-supply = <&vdd_3v3_lp_reg>;93atmel,trigger-edge-type = <IRQ_TYPE_EDGE_BOTH>;94dmas = <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | AT91_XDMAC_DT_PERID(25))>;95dma-names = "rx";96#io-channel-cells = <1>;97};98};99...100101102