Path: blob/master/Documentation/devicetree/bindings/iio/dac/adi,axi-dac.yaml
26309 views
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)1%YAML 1.22---3$id: http://devicetree.org/schemas/iio/dac/adi,axi-dac.yaml#4$schema: http://devicetree.org/meta-schemas/core.yaml#56title: Analog Devices AXI DAC IP core78maintainers:9- Nuno Sa <nuno.sa@analog.com>1011description: |12Analog Devices Generic AXI DAC IP core for interfacing a DAC device13with a high speed serial (JESD204B/C) or source synchronous parallel14interface (LVDS/CMOS).15Usually, some other interface type (i.e SPI) is used as a control16interface for the actual DAC, while this IP core will interface17to the data-lines of the DAC and handle the streaming of data from18memory via DMA into the DAC.1920https://wiki.analog.com/resources/fpga/docs/axi_dac_ip21https://analogdevicesinc.github.io/hdl/library/axi_ad3552r/index.html2223properties:24compatible:25enum:26- adi,axi-dac-9.1.b27- adi,axi-ad3552r2829reg:30maxItems: 13132dmas:33maxItems: 13435dma-names:36items:37- const: tx3839clocks:40minItems: 141maxItems: 24243clock-names:44items:45- const: s_axi_aclk46- const: dac_clk47minItems: 14849'#io-backend-cells':50const: 05152required:53- compatible54- dmas55- reg56- clocks5758allOf:59- if:60properties:61compatible:62contains:63const: adi,axi-ad3552r64then:65$ref: /schemas/spi/spi-controller.yaml#66properties:67clocks:68minItems: 269clock-names:70minItems: 271required:72- clock-names73else:74properties:75clocks:76maxItems: 177clock-names:78maxItems: 17980unevaluatedProperties: false8182examples:83- |84dac@44a00000 {85compatible = "adi,axi-dac-9.1.b";86reg = <0x44a00000 0x10000>;87dmas = <&tx_dma 0>;88dma-names = "tx";89#io-backend-cells = <0>;90clocks = <&clkc 15>;91clock-names = "s_axi_aclk";92};9394- |95#include <dt-bindings/gpio/gpio.h>96axi_dac: spi@44a70000 {97compatible = "adi,axi-ad3552r";98reg = <0x44a70000 0x1000>;99dmas = <&dac_tx_dma 0>;100dma-names = "tx";101#io-backend-cells = <0>;102clocks = <&clkc 15>, <&ref_clk>;103clock-names = "s_axi_aclk", "dac_clk";104105#address-cells = <1>;106#size-cells = <0>;107108dac@0 {109compatible = "adi,ad3552r";110reg = <0>;111reset-gpios = <&gpio0 92 GPIO_ACTIVE_HIGH>;112io-backends = <&axi_dac>;113spi-max-frequency = <20000000>;114115#address-cells = <1>;116#size-cells = <0>;117118channel@0 {119reg = <0>;120adi,output-range-microvolt = <(-10000000) (10000000)>;121};122};123};124...125126127