Path: blob/master/arch/arm64/boot/dts/amlogic/amlogic-a4-reset.h
26498 views
/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */1/*2* Copyright (c) 2024 Amlogic, Inc. All rights reserved.3*/45#ifndef __DTS_AMLOGIC_A4_RESET_H6#define __DTS_AMLOGIC_A4_RESET_H78/* RESET0 */9/* 0-3 */10#define RESET_USB 411/* 5-6*/12#define RESET_U2PHY22 713#define RESET_USBPHY20 814#define RESET_U2PHY21 915#define RESET_USB2DRD 1016#define RESET_U2H 1117#define RESET_LED_CTRL 1218/* 13-31 */1920/* RESET1 */21#define RESET_AUDIO 3222#define RESET_AUDIO_VAD 3323/* 34*/24#define RESET_DDR_APB 3525#define RESET_DDR 3626#define RESET_VOUT_VENC 3727#define RESET_VOUT 3828/* 39-47 */29#define RESET_ETHERNET 4830/* 49-63 */3132/* RESET2 */33#define RESET_DEVICE_MMC_ARB 6434#define RESET_IRCTRL 6535/* 66*/36#define RESET_TS_PLL 6737/* 68-72*/38#define RESET_SPICC_0 7339#define RESET_SPICC_1 7440/* 75-79*/41#define RESET_MSR_CLK 8042/* 81*/43#define RESET_SAR_ADC 8244/* 83-87*/45#define RESET_ACODEC 8846/* 89-90*/47#define RESET_WATCHDOG 9148/* 92-95*/4950/* RESET3 */51/* 96-127 */5253/* RESET4 */54/* 128-131 */55#define RESET_PWM_AB 13256#define RESET_PWM_CD 13357#define RESET_PWM_EF 13458#define RESET_PWM_GH 13559/* 136-137*/60#define RESET_UART_A 13861#define RESET_UART_B 13962/* 140*/63#define RESET_UART_D 14164#define RESET_UART_E 14265/* 143-144*/66#define RESET_I2C_M_A 14567#define RESET_I2C_M_B 14668#define RESET_I2C_M_C 14769#define RESET_I2C_M_D 14870/* 149-151*/71#define RESET_SDEMMC_A 15272/* 153*/73#define RESET_SDEMMC_C 15474/* 155-159*/7576/* RESET5 */77/* 160-175*/78#define RESET_BRG_AO_NIC_SYS 17679/* 177*/80#define RESET_BRG_AO_NIC_MAIN 17881#define RESET_BRG_AO_NIC_AUDIO 17982/* 180-183*/83#define RESET_BRG_AO_NIC_ALL 18484/* 185*/85#define RESET_BRG_NIC_SDIO 18686#define RESET_BRG_NIC_EMMC 18787#define RESET_BRG_NIC_DSU 18888#define RESET_BRG_NIC_CLK81 18989#define RESET_BRG_NIC_MAIN 19090#define RESET_BRG_NIC_ALL 1919192#endif939495