Path: blob/master/arch/loongarch/include/asm/cacheops.h
26488 views
/* SPDX-License-Identifier: GPL-2.0 */1/*2* Cache operations for the cache instruction.3*4* Copyright (C) 2020-2022 Loongson Technology Corporation Limited5*/6#ifndef __ASM_CACHEOPS_H7#define __ASM_CACHEOPS_H89/*10* Most cache ops are split into a 3 bit field identifying the cache, and a 211* bit field identifying the cache operation.12*/13#define CacheOp_Cache 0x0714#define CacheOp_Op 0x181516#define Cache_LEAF0 0x0017#define Cache_LEAF1 0x0118#define Cache_LEAF2 0x0219#define Cache_LEAF3 0x0320#define Cache_LEAF4 0x0421#define Cache_LEAF5 0x052223#define Index_Invalidate 0x0824#define Index_Writeback_Inv 0x0825#define Hit_Invalidate 0x1026#define Hit_Writeback_Inv 0x1027#define CacheOp_User_Defined 0x182829#define Index_Writeback_Inv_LEAF0 (Cache_LEAF0 | Index_Writeback_Inv)30#define Index_Writeback_Inv_LEAF1 (Cache_LEAF1 | Index_Writeback_Inv)31#define Index_Writeback_Inv_LEAF2 (Cache_LEAF2 | Index_Writeback_Inv)32#define Index_Writeback_Inv_LEAF3 (Cache_LEAF3 | Index_Writeback_Inv)33#define Index_Writeback_Inv_LEAF4 (Cache_LEAF4 | Index_Writeback_Inv)34#define Index_Writeback_Inv_LEAF5 (Cache_LEAF5 | Index_Writeback_Inv)35#define Hit_Writeback_Inv_LEAF0 (Cache_LEAF0 | Hit_Writeback_Inv)36#define Hit_Writeback_Inv_LEAF1 (Cache_LEAF1 | Hit_Writeback_Inv)37#define Hit_Writeback_Inv_LEAF2 (Cache_LEAF2 | Hit_Writeback_Inv)38#define Hit_Writeback_Inv_LEAF3 (Cache_LEAF3 | Hit_Writeback_Inv)39#define Hit_Writeback_Inv_LEAF4 (Cache_LEAF4 | Hit_Writeback_Inv)40#define Hit_Writeback_Inv_LEAF5 (Cache_LEAF5 | Hit_Writeback_Inv)4142#endif /* __ASM_CACHEOPS_H */434445