Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
torvalds
GitHub Repository: torvalds/linux
Path: blob/master/arch/powerpc/mm/mmu_decl.h
26424 views
1
/* SPDX-License-Identifier: GPL-2.0-or-later */
2
/*
3
* Declarations of procedures and variables shared between files
4
* in arch/ppc/mm/.
5
*
6
* Derived from arch/ppc/mm/init.c:
7
* Copyright (C) 1995-1996 Gary Thomas ([email protected])
8
*
9
* Modifications by Paul Mackerras (PowerMac) ([email protected])
10
* and Cort Dougan (PReP) ([email protected])
11
* Copyright (C) 1996 Paul Mackerras
12
*
13
* Derived from "arch/i386/mm/init.c"
14
* Copyright (C) 1991, 1992, 1993, 1994 Linus Torvalds
15
*/
16
#include <linux/mm.h>
17
#include <asm/mmu.h>
18
19
#ifdef CONFIG_PPC_MMU_NOHASH
20
#include <asm/trace.h>
21
22
/*
23
* On 8xx, we directly inline tlbia
24
*/
25
#ifdef CONFIG_PPC_8xx
26
static inline void _tlbil_all(void)
27
{
28
asm volatile ("sync; tlbia; isync" : : : "memory");
29
trace_tlbia(MMU_NO_CONTEXT);
30
}
31
static inline void _tlbil_pid(unsigned int pid)
32
{
33
asm volatile ("sync; tlbia; isync" : : : "memory");
34
trace_tlbia(pid);
35
}
36
#define _tlbil_pid_noind(pid) _tlbil_pid(pid)
37
38
#else /* CONFIG_PPC_8xx */
39
extern void _tlbil_all(void);
40
extern void _tlbil_pid(unsigned int pid);
41
#ifdef CONFIG_PPC_BOOK3E_64
42
extern void _tlbil_pid_noind(unsigned int pid);
43
#else
44
#define _tlbil_pid_noind(pid) _tlbil_pid(pid)
45
#endif
46
#endif /* !CONFIG_PPC_8xx */
47
48
/*
49
* On 8xx, we directly inline tlbie, on others, it's extern
50
*/
51
#ifdef CONFIG_PPC_8xx
52
static inline void _tlbil_va(unsigned long address, unsigned int pid,
53
unsigned int tsize, unsigned int ind)
54
{
55
asm volatile ("tlbie %0; sync" : : "r" (address) : "memory");
56
trace_tlbie(0, 0, address, pid, 0, 0, 0);
57
}
58
#elif defined(CONFIG_PPC_BOOK3E_64)
59
extern void _tlbil_va(unsigned long address, unsigned int pid,
60
unsigned int tsize, unsigned int ind);
61
#else
62
extern void __tlbil_va(unsigned long address, unsigned int pid);
63
static inline void _tlbil_va(unsigned long address, unsigned int pid,
64
unsigned int tsize, unsigned int ind)
65
{
66
__tlbil_va(address, pid);
67
}
68
#endif /* CONFIG_PPC_8xx */
69
70
#if defined(CONFIG_PPC_BOOK3E_64) || defined(CONFIG_PPC_47x)
71
extern void _tlbivax_bcast(unsigned long address, unsigned int pid,
72
unsigned int tsize, unsigned int ind);
73
#else
74
static inline void _tlbivax_bcast(unsigned long address, unsigned int pid,
75
unsigned int tsize, unsigned int ind)
76
{
77
BUG();
78
}
79
#endif
80
81
static inline void print_system_hash_info(void) {}
82
83
#else /* CONFIG_PPC_MMU_NOHASH */
84
85
void print_system_hash_info(void);
86
87
#endif /* CONFIG_PPC_MMU_NOHASH */
88
89
#ifdef CONFIG_PPC32
90
91
extern void mapin_ram(void);
92
extern void setbat(int index, unsigned long virt, phys_addr_t phys,
93
unsigned int size, pgprot_t prot);
94
95
extern u8 early_hash[];
96
97
#endif /* CONFIG_PPC32 */
98
99
extern unsigned long __max_low_memory;
100
extern phys_addr_t total_memory;
101
extern phys_addr_t total_lowmem;
102
extern phys_addr_t memstart_addr;
103
extern phys_addr_t lowmem_end_addr;
104
105
/* ...and now those things that may be slightly different between processor
106
* architectures. -- Dan
107
*/
108
#ifdef CONFIG_PPC32
109
extern void MMU_init_hw(void);
110
void MMU_init_hw_patch(void);
111
unsigned long mmu_mapin_ram(unsigned long base, unsigned long top);
112
#endif
113
void mmu_init_secondary(int cpu);
114
115
#ifdef CONFIG_PPC_E500
116
extern unsigned long map_mem_in_cams(unsigned long ram, int max_cam_idx,
117
bool dryrun, bool init);
118
#ifdef CONFIG_PPC32
119
extern void adjust_total_lowmem(void);
120
extern int switch_to_as1(void);
121
extern void restore_to_as0(int esel, int offset, void *dt_ptr, int bootcpu);
122
void create_kaslr_tlb_entry(int entry, unsigned long virt, phys_addr_t phys);
123
void reloc_kernel_entry(void *fdt, int addr);
124
void relocate_init(u64 dt_ptr, phys_addr_t start);
125
extern int is_second_reloc;
126
#endif
127
extern void loadcam_entry(unsigned int index);
128
extern void loadcam_multi(int first_idx, int num, int tmp_idx);
129
130
#ifdef CONFIG_RANDOMIZE_BASE
131
void kaslr_early_init(void *dt_ptr, phys_addr_t size);
132
void kaslr_late_init(void);
133
#else
134
static inline void kaslr_early_init(void *dt_ptr, phys_addr_t size) {}
135
static inline void kaslr_late_init(void) {}
136
#endif
137
138
struct tlbcam {
139
u32 MAS0;
140
u32 MAS1;
141
unsigned long MAS2;
142
u32 MAS3;
143
u32 MAS7;
144
};
145
146
#define NUM_TLBCAMS 64
147
148
extern struct tlbcam TLBCAM[NUM_TLBCAMS];
149
#endif
150
151
#if defined(CONFIG_PPC_BOOK3S_32) || defined(CONFIG_PPC_85xx) || defined(CONFIG_PPC_8xx)
152
/* 6xx have BATS */
153
/* PPC_85xx have TLBCAM */
154
/* 8xx have LTLB */
155
phys_addr_t v_block_mapped(unsigned long va);
156
unsigned long p_block_mapped(phys_addr_t pa);
157
#else
158
static inline phys_addr_t v_block_mapped(unsigned long va) { return 0; }
159
static inline unsigned long p_block_mapped(phys_addr_t pa) { return 0; }
160
#endif
161
162
#if defined(CONFIG_PPC_BOOK3S_32) || defined(CONFIG_PPC_8xx) || defined(CONFIG_PPC_E500)
163
int mmu_mark_initmem_nx(void);
164
int mmu_mark_rodata_ro(void);
165
#else
166
static inline int mmu_mark_initmem_nx(void) { return 0; }
167
static inline int mmu_mark_rodata_ro(void) { return 0; }
168
#endif
169
170
#ifdef CONFIG_PPC_8xx
171
void __init mmu_mapin_immr(void);
172
#endif
173
174
static inline bool debug_pagealloc_enabled_or_kfence(void)
175
{
176
return IS_ENABLED(CONFIG_KFENCE) || debug_pagealloc_enabled();
177
}
178
179
#ifdef CONFIG_MEMORY_HOTPLUG
180
int create_section_mapping(unsigned long start, unsigned long end,
181
int nid, pgprot_t prot);
182
#endif
183
184
int hash__kernel_map_pages(struct page *page, int numpages, int enable);
185
186